Development of modified cascaded multilevel inverter configuration with less number of switches

A new cascaded configuration of multi level inverter with reduced switching devices compared to conventional scheme is proposed. Proposed configuration has further advantages of less total harmonic distortion in output voltage and less current rating of the devices compared to the conventional scheme. Detailed analytical study has been made using proposed configuration for both 5-level and 11-level inverter. Hardware implementation of the modified topology has been made for 5-level inverter. Different modulation techniques have also been tried to validate the proposed concept. The proposed structure reduces the device count, reduce losses associated with the devices and hence the efficiency of converter gets improved along with reduction of converter cost.

[1]  Mariusz Malinowski,et al.  A Survey on Cascaded Multilevel Inverters , 2010, IEEE Transactions on Industrial Electronics.

[2]  Chandan Chakraborty,et al.  A New Multilevel Inverter Topology With Self-Balancing Level Doubling Network , 2014, IEEE Transactions on Industrial Electronics.

[3]  Ramazan Bayindir,et al.  Review of multilevel voltage source inverter topologies and control schemes , 2011 .

[4]  T.A. Meynard,et al.  Multi-level conversion: high voltage choppers and voltage-source inverters , 1992, PESC '92 Record. 23rd Annual IEEE Power Electronics Specialists Conference.

[5]  Ebrahim Babaei,et al.  A New General Topology for Cascaded Multilevel Inverters With Reduced Number of Components Based on Developed H-Bridge , 2014, IEEE Transactions on Industrial Electronics.

[6]  Guillaume Gateau,et al.  New Active Stacked NPC Multilevel Converter: Operation and Features , 2010, IEEE Transactions on Industrial Electronics.

[7]  E. Babaei,et al.  A Cascade Multilevel Converter Topology With Reduced Number of Switches , 2008, IEEE Transactions on Power Electronics.

[8]  Fang Zheng Peng,et al.  Multilevel inverters: a survey of topologies, controls, and applications , 2002, IEEE Trans. Ind. Electron..

[9]  Ebrahim Babaei,et al.  New cascaded multilevel inverter topology with minimum number of switches , 2009 .

[10]  P. Steimer,et al.  Active-neutral-point-clamped (ANPC) multilevel converter technology , 2005, 2005 European Conference on Power Electronics and Applications.

[11]  Kui Wang,et al.  Voltage Balancing and Fluctuation-Suppression Methods of Floating Capacitors in a New Modular Multilevel Converter , 2013, IEEE Transactions on Industrial Electronics.

[12]  E. Babaei,et al.  Charge balance control methods for asymmetrical cascade multilevel converters , 2007, 2007 International Conference on Electrical Machines and Systems (ICEMS).

[13]  Hirofumi Akagi,et al.  A New Neutral-Point-Clamped PWM Inverter , 1981, IEEE Transactions on Industry Applications.

[14]  R. Nagarajan,et al.  Performance Analysis of a Novel Reduced Switch Cascaded Multilevel Inverter , 2014 .

[15]  I Colak,et al.  Design and analysis of a 7-level cascaded multilevel inverter with dual SDCSs , 2010, SPEEDAM 2010.

[16]  E. Babaei,et al.  A Generalized Cascaded Multilevel Inverter Using Series Connection of Submultilevel Inverters , 2013, IEEE Transactions on Power Electronics.