Flicker-Noise Impact on Scaling of Mixed-Signal CMOS With HfSiON

The flicker noise in MOSFETs with short gate lengths (L < 1 mum) is severely degraded by the presence of a thick high-k gate dielectric layer. The gate length dependence of flicker noise becomes stronger with increasing high-k dielectric thickness - but only for n-FET. To explain these phenomena, a model based on excess traps at the gate edges has been developed. This model explains the flicker-noise dependence on high-k dielectric thickness and gate length and has successfully reproduced the experimental data. Based on the model, the impact of gate-length scaling is evaluated for future mixed-signal ICs using high-k gate-dielectric technology. The deployment of high-k gate dielectric adds another gate-length-scaling limit for analog devices due to the noise consideration.

[1]  M. Rosmeulen,et al.  Experimental evidence of short-channel electron mobility degradation caused by interface charges located at the gate-edge of triple-gate FinFETs , 2006, 2006 8th International Conference on Solid-State and Integrated Circuit Technology Proceedings.

[2]  Thomas Skotnicki,et al.  Low frequency noise in biaxially strained silicon n-MOSFETs with ultrathin gate oxides , 2007 .

[3]  S. Maeda,et al.  Impact of mechanical stress engineering on flicker noise characteristics , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[4]  C. Hu,et al.  A unified model for the flicker noise in metal-oxide-semiconductor field-effect transistors , 1990 .

[5]  X. Garros,et al.  Characterization and modeling of hysteresis phenomena in high K dielectrics , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[6]  K. Narasimhulu,et al.  The Effect of Single-Halo Doping on the Low-Frequency Noise Performance of Deep Submicrometer MOSFETs , 2006, IEEE Electron Device Letters.

[7]  H. Ishiuchi,et al.  HfSiON gate dielectrics design for mixed signal CMOS , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..

[8]  Chenming Hu,et al.  Electron trapping in very thin thermal silicon dioxides , 1981, 1981 International Electron Devices Meeting.

[9]  A highly manufacturable low power and high speed HfSiO CMOS FET with dual poly-Si gate electrodes , 2003, IEEE International Electron Devices Meeting 2003.

[10]  M. Bohr,et al.  A logic nanotechnology featuring strained-silicon , 2004, IEEE Electron Device Letters.

[11]  Tsu-Jae King,et al.  Impact of oxygen vacancies on high-/spl kappa/ gate stack engineering , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[12]  K. Romanjek,et al.  Low frequency noise characterization and modelling in ultrathin oxide MOSFETs , 2006 .

[13]  Luigi Colombo,et al.  Low-frequency noise characteristics of HfSiON gate-dielectric metal-oxide-semiconductor-field-effect transistors , 2005 .

[14]  Y. Yasuda,et al.  System LSI multi-vth transistors design methodology for maximizing efficiency of body-biasing control to reduce vth variation and power consumption , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[15]  Z. Celik-Butler,et al.  Impact of interfacial layer on low-frequency noise of HfSiON dielectric MOSFETs , 2006, IEEE Transactions on Electron Devices.

[16]  Y. H. Jung,et al.  Improved 1/f Noise Characteristics in Locally Strained Si CMOS Using Hydrogen-Controlled Stress Liners and Embedded SiGe , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..

[17]  M. Suzuki,et al.  Effect of Hf-N bond on properties of thermally stable amorphous HfSiON and applicability of this material to sub-50nm technology node LSIs , 2003, IEEE International Electron Devices Meeting 2003.

[18]  A novel in situ plasma treatment for damage-free metal/high-k gate stack RIE process , 2006, 2006 International Electron Devices Meeting.

[19]  C. Hu,et al.  FinFET-a self-aligned double-gate MOSFET scalable to 20 nm , 2000 .

[20]  Chenming Hu,et al.  Effect of Fluorine Incorporation on 1/f Noise of HfSiON FETs for Future Mixed-Signal CMOS , 2006, 2006 International Electron Devices Meeting.

[21]  Tso-Ping Ma,et al.  The impact of device scaling on the current fluctuations in MOSFET's , 1994 .

[22]  Fang Wang,et al.  Low-frequency noise in submicrometer MOSFETs with HfO/sub 2/, HfO/sub 2//Al/sub 2/O/sub 3/ and HfAlO/sub x/ gate stacks , 2004, IEEE Transactions on Electron Devices.

[23]  Y. Yasuda,et al.  Ultra-low standby power (U-LSTP) 65-nm node CMOS technology utilizing HfSiON dielectric and body-biasing scheme , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..

[24]  Shaikh Ahmed,et al.  Degradation of 1/f noise in short channel MOSFETs due to halo angle induced VT non-uniformity and extra trap states at interface , 2006 .

[25]  Jack C. Lee,et al.  MOSFET devices with polysilicon on single-layer HfO/sub 2/ high-K dielectrics , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[26]  C. Hu,et al.  Impact of HfSiON Induced Flicker Noise on Scaling of Future Mixed-Signal CMOS , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..

[27]  J.C. Lee,et al.  High-k dielectrics and MOSFET characteristics , 2003, IEEE International Electron Devices Meeting 2003.