Reducing Total Power Consumption and Total Area Techniques for Network-on-Chip Through Disable Cores and Routers Based on Clustering Method

Network-on-Chip (NoC) is a promising solution to overcome the communication problem of System-on-Chip (SoC) architecture. The execution of topology, routing algorithm and switching technique is significant because it powerfully affects the overall performance of NoC. In the Network-on-Chip, the total power consumption increasing due to the large scale of network. In order to solve it, a clustering method and disable cores and routers based on clustering method is apply onto mesh based NoC architecture. In the proposed approach, the optimization of total area and total power consumption are the major concern. Experiment results show that the proposed method outperformas the existing work. The clustering-mesh based method reduced the total area by 22% to 40 % and total power consumption by 22% to 56% compare to mesh topology. In addition, the proposed method by disable cores and routers based on clustering-mesh based method has decrease the total area by 45% to 87% and total power consumption by 33% to 75% compare to mesh topology.

[1]  M. A. Gaikwad,et al.  Design of Mesh and Torus Topologies for Network-On-Chip Application , 2013 .

[2]  Andrew B. Kahng,et al.  ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[3]  Takeshi Yoshimura,et al.  Power-efficient partitioning and cluster generation design for application-specific Network-on-Chip , 2016, 2016 International SoC Design Conference (ISOCC).

[4]  Raj Kumar.  Network-on-Chip Architecture Based on Cluster Method , 2015 .

[5]  Arvind Kumar,et al.  Heterogeneous and Hybrid Clustered Topology for Networks-on-Chip , 2015, 2015 7th International Conference on Computational Intelligence, Communication Systems and Networks.

[6]  Bill Lin,et al.  Application-specific Network-on-Chip architecture synthesis based on set partitions and Steiner Trees , 2008, 2008 Asia and South Pacific Design Automation Conference.

[7]  R. Badlishah Ahmad,et al.  Performance Analysis of the Impact of Design Parameters to Network-on-Chip (NoC) Architecture , 2017 .

[8]  Ng Yen Phing,et al.  Topology Design of Extended Torus and Ring for Low Latency Network-on-Chip Architecture , 2017 .

[9]  T. Praveen Blessington,et al.  Power minimization for clustered routing in network on chip architectures , 2015, 2015 2nd International Conference on Electronics and Communication Systems (ICECS).

[10]  Jia Minzheng,et al.  Fault-tolerant routing method of NoC system based on clustering , 2016, 2016 8th IEEE International Conference on Communication Software and Networks (ICCSN).

[11]  Nan Jiang,et al.  A detailed and flexible cycle-accurate Network-on-Chip simulator , 2013, 2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS).

[12]  R. Badlishah Ahmad,et al.  Towards high performance network-on-chip: A survey on enabling technologies, open issues and challenges , 2016, 2016 3rd International Conference on Electronic Design (ICED).