Sampled-and-Hold Based Automatic Calibration Modulator for WLAN Transmitter

This paper presents an automatic calibration circuit to correct the I/Q imbalance and DC offset in the modulator of a WLAN transmitter. The impairments are estimated and compensated by a sampled-and-hold negative feedback circuits. The circuit architecture is controlled by an on chip 12 steps state machine. After the calibration, the LO leakage at the modulator output can be suppressed more than 50dB. The side band unwanted signal also can be eliminated 45dB at least. The proposed self-calibrated modulator with quadrature LO generator is implemented in 0.25 mum 1P5M mixed-mode CMOS process. The chip area is 1.2mm times 1.7mm. The total power dissipates 17 mW at 1.1~1.3 GHz from a single 2.5V supply voltage

[1]  Paul Leroux,et al.  A 0.8 dB NF ESD-protected 9 mW CMOS LNA , 2001 .

[2]  P. Leroux,et al.  A 0.8 dB NF ESD-protected 9 mW CMOS LNA , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[3]  G. Chien,et al.  A 2.4GHz CMOS transceiver and baseband processor chipset for 802.11b wireless LAN application , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[4]  S. Donnay,et al.  A WLAN direct up-conversion mixer with automatic image rejection calibration , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[5]  I. Vassiliou,et al.  A single-chip digitally calibrated 5.15-5.825-GHz 0.18-μm CMOS transceiver for 802.11a wireless LAN , 2003, IEEE J. Solid State Circuits.

[6]  G. Brenna,et al.  A 2-GHz carrier leakage calibrated direct-conversion WCDMA transmitter in 0.13-/spl mu/m CMOS , 2004, IEEE Journal of Solid-State Circuits.

[7]  Asad A. Abidi,et al.  CMOS mixers and polyphase filters for large image rejection , 2001, IEEE J. Solid State Circuits.

[8]  Behzad Razavi,et al.  RF Microelectronics , 1997 .