Survey on Real-Time Network-on-Chip Architectures

Networks-on-Chip (NoCs) are the backbone of communications in a Multi-Processor System-on-Chip (MPSoC) platform. MPSoCs are becoming an unavoidable trend especially with the growing complexity of embedded applications requiring massive parallel computation. Real-time applications make out a significant portion of the embedded field, which cannot be overlooked. However, the use of NoCs in real-time systems imposes complex constraints on the overall design. In this paper, challenges faced, when designing NoCs for real-time applications are discussed. Contributions in this area are surveyed on the level of QoS support, fault tolerance and adaptivity. The surveyed work provides a comprehensive overview of existing real-time NoC architectures and gives an insight towards future promising research points in this field.

[1]  Shekhar Y. Borkar,et al.  Thousand Core ChipsA Technology Perspective , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[2]  Pao-Ann Hsiung,et al.  Round-based priority arbitration for predictable and reconfigurable Network-on-Chip , 2009, 2009 International Conference on Field-Programmable Technology.

[3]  Jorg Henkel,et al.  Run-time adaptive on-chip communication scheme , 2007, ICCAD 2007.

[4]  Jürgen Becker,et al.  Reliable and adaptive network-on-chip architectures for cyber physical systems , 2013, ACM Trans. Embed. Comput. Syst..

[5]  Jens Sparsø,et al.  A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip , 2005, Design, Automation and Test in Europe.

[6]  Xiaowei Li,et al.  Hungarian algorithm based virtualization to maintain application timing similarity for defect-tolerant NoC , 2012, 17th Asia and South Pacific Design Automation Conference.

[7]  Kees G. W. Goossens,et al.  The aethereal network on chip after ten years: Goals, evolution, lessons, and future , 2010, Design Automation Conference.

[8]  Alan Burns,et al.  A survey of hard real-time scheduling for multiprocessor systems , 2011, CSUR.

[9]  Rolf Ernst,et al.  Failure analysis of a network-on-chip for real-time mixed-critical systems , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[10]  Kees G. W. Goossens,et al.  Guaranteeing the Quality of Services in Networks on Chip , 2003, Networks on Chip.

[11]  Samee Ullah Khan,et al.  A survey on energy-efficient methodologies and architectures of network-on-chip , 2014, Comput. Electr. Eng..

[12]  Rolf Ernst,et al.  Efficient throughput-guarantees for latency-sensitive networks-on-chip , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).

[13]  William J. Dally,et al.  Route packets, not wires: on-chip inteconnection networks , 2001, DAC '01.

[14]  Narayanan Vijaykrishnan,et al.  Designing energy-efficient NoC for real-time embedded systems through slack optimization , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[15]  Tobias Bjerregaard,et al.  A survey of research and practices of Network-on-chip , 2006, CSUR.

[16]  Yu Hen Hu,et al.  QoS aware BiNoC architecture , 2010, 2010 IEEE International Symposium on Parallel & Distributed Processing (IPDPS).

[17]  Jean-Didier Legat,et al.  A hybrid NoC combining SDM-TDM based circuit-switching with packet-switching for real-time applications , 2012, 10th IEEE International NEWCAS Conference.

[18]  Siamak Mohammadi,et al.  Quota setting router architecture for quality of service in GALS NoC , 2013, 2013 International Symposium on Rapid System Prototyping (RSP).

[19]  Gerard J. M. Smit,et al.  An energy-efficient reconfigurable circuit-switched network-on-chip , 2005, 19th IEEE International Parallel and Distributed Processing Symposium.

[20]  Jens Sparsø.  Design of Networks-on-Chip for Real-Time Multi-processor Systems-on-Chip , 2012, 2012 12th International Conference on Application of Concurrency to System Design.

[21]  Ran Ginosar,et al.  QNoC: QoS architecture and design process for network on chip , 2004, J. Syst. Archit..

[22]  Axel Jantsch,et al.  Guaranteed bandwidth using looped containers in temporally disjoint networks within the nostrum network on chip , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[23]  Jürgen Becker,et al.  Rerouting: Scalable NoC self-optimization by distributed hardware-based connection reallocation , 2013, 2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig).

[24]  Shangping Ren,et al.  Maintaining real-time application timing similarity for defect-tolerant NoC-based many-core systems , 2014, TECS.

[25]  L. Benini,et al.  Xpipes: a network-on-chip architecture for gigascale systems-on-chip , 2004, IEEE Circuits and Systems Magazine.

[26]  Chulwoo Kim,et al.  Design and Implementation of Backtracking Wave-Pipeline Switch to Support Guaranteed Throughput in Network-on-Chip , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[27]  Jens Sparsø,et al.  Argo: A Time-Elastic Time-Division-Multiplexed NOC Using Asynchronous Routers , 2014, 2014 20th IEEE International Symposium on Asynchronous Circuits and Systems.

[28]  Kees G. W. Goossens,et al.  Aelite: A flit-synchronous Network on Chip with composable and predictable services , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[29]  Yusuf Leblebici,et al.  Quantitative modelling and comparison of communication schemes to guarantee quality-of-service in networks-on-chip , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[30]  Thilo Pionteck,et al.  Prioritizing semi-static data streams in network-on-chips for runtime reconfigurable systems , 2013, 2013 International Conference on High Performance Computing & Simulation (HPCS).

[31]  Dake Liu,et al.  SoCBUS: switched network on chip for hard real time embedded systems , 2003, Proceedings International Parallel and Distributed Processing Symposium.

[32]  Jean-Didier Legat,et al.  Combining SDM-Based Circuit Switching with Packet Switching in a Router for On-Chip Networks , 2012, Int. J. Reconfigurable Comput..

[33]  Natalie D. Enright Jerger,et al.  Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[34]  Thomas Hollstein,et al.  Design methodology for fault-tolerant heterogeneous MPSoC under real-time constraints , 2012, 7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC).

[35]  Jürgen Becker,et al.  Heterogeneous and runtime parameterizable Star-Wheels Network-on-Chip , 2011, 2011 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation.

[36]  Luigi Carro,et al.  Fitting the router characteristics in NoCs to meet QoS requirements , 2007, SBCCI '07.

[37]  Mohamed A. Abd El-Ghany,et al.  High throughput architecture for high performance NoC , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[38]  Kees Goossens,et al.  AEthereal network on chip: concepts, architectures, and implementations , 2005, IEEE Design & Test of Computers.

[39]  F. Moraes,et al.  Evaluation of current QoS Mechanisms in Networks on Chip , 2006, 2006 International Symposium on System-on-Chip.

[40]  Chrysostomos Nicopoulos,et al.  NoCAlert: An On-Line and Real-Time Fault Detection Mechanism for Network-on-Chip Architectures , 2012, 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture.

[41]  Kees G. W. Goossens,et al.  dAElite: A TDM NoC Supporting QoS, Multicast, and Fast Connection Set-Up , 2014, IEEE Transactions on Computers.