Compact core model for Symmetric Double-Gate Junctionless Transistors

Abstract A new charge-based compact analytical model for Symmetric Double-Gate Junctionless Transistors is presented. The model is physically-based and considers both the depletion and accumulation operating conditions including the series resistance effects. Most model parameters are related to physical magnitudes and the extraction procedure for each of them is well established. The model provides an accurate continuous description of the transistor behavior in all operating conditions. Among important advantages with respect to previous models are the inclusion of the effect of the series resistance and the fulfilment of being symmetrical with respect to drain voltage equal to zero. It is validated with simulations for doping concentrations of 5 × 1018 and 1 × 1019 cm−3, as well as for layer thickness of 10 and 15 nm, allowing normally-off operation.

[1]  J. Sallese,et al.  Charge-Based Modeling of Junctionless Double-Gate Field-Effect Transistors , 2011, IEEE Transactions on Electron Devices.

[2]  Michael Graef,et al.  Compact Model for Short-Channel Junctionless Accumulation Mode Double Gate MOSFETs , 2014, IEEE Transactions on Electron Devices.

[3]  Jean-Michel Sallese,et al.  Explicit drain current model of junctionless double-gate field-effect transistors , 2013 .

[4]  Farzan Jazaeri,et al.  On performance scaling and speed of junctionless transistors , 2013 .

[5]  Sylvain Barraud,et al.  Effects of channel width variation on electrical characteristics of tri-gate Junctionless transistors , 2013 .

[6]  Marcelo Antonio Pavanello,et al.  A physically-based threshold voltage definition, extraction and analytical model for junctionless nanowire transistors , 2013 .

[7]  Sung-Jin Choi,et al.  Simple Analytical Bulk Current Model for Long-Channel Double-Gate Junctionless Transistors , 2011, IEEE Electron Device Letters.

[8]  A. Gnudi,et al.  Theory of the Junctionless Nanowire FET , 2011, IEEE Transactions on Electron Devices.

[9]  M. de Souza,et al.  Surface-Potential-Based Drain Current Analytical Model for Triple-Gate Junctionless Nanowire Transistors , 2012, IEEE Transactions on Electron Devices.

[10]  Francois Lime,et al.  A simple compact model for long-channel junctionless Double Gate MOSFETs , 2013 .

[11]  Marcelo Antonio Pavanello,et al.  Charge-based continuous model for long-channel Symmetric Double-Gate Junctionless Transistors , 2013 .