Carbon nanotube FET-based low-delay and low-power multi-digit adder designs

Several field-effect transistor (FET)-based device technologies are emerging as powerful alternatives to the classical metal oxide semiconductor FET (MOSFET) for computing applications. The focus of this study is on arithmetic circuit design in carbon nanotube FET (CNTFET) technology. In particular, the authors develop low-delay and low-power multi-ternary digit CNTFET-based adder designs. The proposed designs are based on unary operators of multi-valued logic. Efficient designs for primitives such as ternary half-adder (HA) and full-adder are developed and they are used to obtain low-complexity multi-digit adders based on the notions of conditional sum and carry lookahead. Extensive HSPICE simulations reveal that the power-delay product of the proposed CNTFET-based HA and full-adder are roughly 20 and 50%, respectively, of that of recent designs. Further, the proposed CNTFET-based conditional sum adder has a power-delay product of approximately 27% of that of a multi-trit design derived from a recent single-trit adder design (for a load capacitance of 2 fF). Moreover, the proposed CNTFET-based carry lookahead adder has low delay in comparison with the conditional sum strategy for different supply voltages. Studies on robustness of the designs are also reported.

[1]  C. Dekker,et al.  Logic Circuits with Carbon Nanotube Transistors , 2001, Science.

[2]  Kaushik Roy,et al.  Carbon Nanotube Electronics: Design of High-Performance and Low-Power Digital Circuits , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Supriya Karmakar,et al.  Three-state quantum dot gate field-effect transistor in silicon-on-insulator , 2015, IET Circuits Devices Syst..

[4]  S. Tans,et al.  Room-temperature transistor based on a single carbon nanotube , 1998, Nature.

[5]  Keivan Navi,et al.  Efficient CNTFET-based Ternary Full Adder Cells for Nanoelectronics , 2011 .

[6]  K Navi,et al.  High Speed Capacitor-Inverter Based Carbon Nanotube Full Adder , 2010, Nanoscale research letters.

[7]  R. Krupke,et al.  Separation of Metallic from Semiconducting Single-Walled Carbon Nanotubes , 2003, Science.

[8]  H. Wong,et al.  A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part I: Model of the Intrinsic Channel Region , 2007, IEEE Transactions on Electron Devices.

[9]  P. D. Tougaw,et al.  Logical devices implemented using quantum cellular automata , 1994 .

[10]  Keivan Navi,et al.  Voltage mirror circuit by carbon nanotube field effect transistors for mirroring dynamic random access memories in multiple-valued logic and fuzzy logic , 2015, IET Circuits Devices Syst..

[11]  J. Knoch,et al.  High-performance carbon nanotube field-effect transistor with tunable polarities , 2005, IEEE Transactions on Nanotechnology.

[12]  C.H. Kim,et al.  Silicon Odometer: An On-Chip Reliability Monitor for Measuring Frequency Degradation of Digital Circuits , 2007, 2007 IEEE Symposium on VLSI Circuits.

[13]  Carson Labrado,et al.  Design of adder and subtractor circuits in majority logic-based field-coupled QCA nanocomputing , 2016 .

[14]  W. Yin,et al.  Investigation on Self-Heating Effect in Carbon Nanotube Field-Effect Transistors , 2011, IEEE Transactions on Electron Devices.

[15]  Giovanni De Micheli,et al.  An Efficient Gate Library for Ambipolar CNTFET Logic , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[16]  Peiman Keshavarzian,et al.  A Novel CNTFET-based Ternary Full Adder , 2014, Circuits Syst. Signal Process..

[17]  K. Roy,et al.  Variation Tolerance in a Multichannel Carbon-Nanotube Transistor for High-Speed Digital Circuits , 2009, IEEE Transactions on Electron Devices.

[18]  Stefania Perri,et al.  Design of Efficient BCD Adders in Quantum-Dot Cellular Automata , 2017, IEEE Transactions on Circuits and Systems II: Express Briefs.

[19]  Keivan Navi,et al.  Design of energy-efficient and robust ternary circuits for nanotechnology , 2011, IET Circuits Devices Syst..

[20]  Earl E. Swartzlander,et al.  Adder and Multiplier Design in Quantum-Dot Cellular Automata , 2009, IEEE Transactions on Computers.

[21]  M. Bhattacharya,et al.  Mask-programmable multiple-valued logic gate using resonant tunnelling diodes , 1996 .

[22]  Anu Gupta,et al.  Design of High Speed Ternary Full Adder and Three-Input XOR Circuits Using CNTFETs , 2015, 2015 28th International Conference on VLSI Design.

[23]  K. Roy,et al.  Carbon-nanotube-based voltage-mode multiple-valued logic design , 2005, IEEE Transactions on Nanotechnology.

[24]  E. Swartzlander,et al.  Adder Designs and Analyses for Quantum-Dot Cellular Automata , 2007, IEEE Transactions on Nanotechnology.

[25]  K. Sridharan,et al.  Low Complexity Design of Ripple Carry and Brent–Kung Adders in QCA , 2012, IEEE Transactions on Nanotechnology.

[26]  S. Iijima.  Helical microtubules of graphitic carbon , 1991, Nature.

[27]  John A. Chandy,et al.  Design of Ternary Logic Combinational Circuits Based on Quantum Dot Gate FETs , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[28]  K. Sridharan,et al.  Efficient Multiternary Digit Adder Design in CNTFET Technology , 2013, IEEE Transactions on Nanotechnology.

[29]  V. T. Ingole,et al.  Design And Implementation Of 2 Bit Ternary ALU Slice , 2005 .

[30]  Françoise Remacle,et al.  Ternary logic implemented on a single dopant atom field effect silicon transistor , 2010 .

[31]  Andre K. Geim,et al.  Electric Field Effect in Atomically Thin Carbon Films , 2004, Science.

[32]  Yong-Bin Kim,et al.  CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits , 2011, IEEE Transactions on Nanotechnology.

[33]  Stamatis Vassiliadis,et al.  Addition related arithmetic operations via controlled transport of charge , 2005, IEEE Transactions on Computers.

[34]  Saraju P. Mohanty,et al.  Guest editorial - Design methodologies for nanoelectronic digital and analogue circuits , 2013, IET Circuits Devices Syst..