论文信息 - A 300 MHz digital double-sideband to single-sideband converter in 1 /spl mu/m CMOS

A 300 MHz digital double-sideband to single-sideband converter in 1 /spl mu/m CMOS

A 43-tap FIR Hilbert transform digital filter chip is described which implements both a double-sideband (DSB) to single-sideband (SSB) conversion with a decimation-by-2 and the converse operation of a SSB to DSB conversion with an interpolation-by-2. Over 70 dB of image rejection is achieved by the Hilbert transform filter. The 3.57/spl times/7.07 mm/sup 2/, 45 000 transistor chip was fabricated in a 1 /spl mu/m N-well CMOS process and operates at sample rates in excess of 300 MHz. >

H. Samueli | R. Hawley | Thu-Ji Lin

[1] G. W. Medlin,et al. Lagrange multiplier approach to the design of FIR filters for multirate applications , 1988 .

[2] H. Samueli,et al. An improved search algorithm for the design of multiplierless FIR filters with powers-of-two coefficients , 1989 .

[3] Christer Svensson,et al. High-speed CMOS circuit technique , 1989 .

[4] H. Samueli,et al. A 200-MHz all-digital QAM modulator and demodulator in 1.2- mu m CMOS for digital radio applications , 1991 .

[5] H. Samueli,et al. A silicon compiler for high-speed CMOS multirate FIR digital filters , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.

[6] H. Samueli,et al. VLSI architectures for a high-speed tunable digital modulator/ demodulator/bandpass-filter chip set , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.