Non-contact Testing for SoC and RCP (SIPs) at Advanced Nodes

Non-contact methods for testing system-on-chip (SoC) and system in package (SIP) assemblies are presented. This method allows for high speed testing at the wafer level for SoCs as well as testing during and after assembly for panel or wafer level SIP technologies. Wafer testing at advanced nodes is carried out without damaging underlying metallurgy - an issue with current contact testing techniques. The technology utilizes non-contact GHz short-range transceivers to transfer test signals and results to and from SoC ICs. The wireless probes convert standard tester ATE logic levels to high frequency RF (GHz) transceiver signals and thus allow the use of standard test equipment. A reduced set of contact probes are used for test power only. A 45 nm fully CMOS compatible IC with wireless test transceivers is designed and fabricated. Enhancing the reliability and economics of IC manufacture by enabling non-contact testing of SoCs before and during packaging is a key benefit of this technology.

[1]  Michel Renovell,et al.  System-in-Package, a Combination of Challenges and Solutions , 2007, 12th IEEE European Test Symposium (ETS'07).

[2]  T. Hauck,et al.  Simulation of Wafer Probing Process Considering Probe Needle Dynamics , 2007, 2007 International Conference on Thermal, Mechanical and Multi-Physics Simulation Experiments in Microelectronics and Micro-Systems. EuroSime 2007.

[3]  F. Roozeboom,et al.  Silicon Based System-in-Package : a new technology platform supported by very high quality passives and system level design tools , 2007, 2007 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems.

[4]  Lin Fu,et al.  High throughput non-contact SiP testing , 2007, 2007 IEEE International Test Conference.

[5]  위재경.  System-in-Package 개발 및 응용 동향 , 2008 .

[7]  Mohamed I. Elmasry,et al.  Impact of technology scaling on RF CMOS , 2004, IEEE International SOC Conference, 2004. Proceedings..

[8]  S. Sunter,et al.  Contactless digital testing of IC pin leakage currents , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[9]  Ali Muhtaroglu,et al.  I/O self-leakage test , 2004 .

[10]  Gordon W. Roberts,et al.  A high-throughput 5 Gbps timing and jitter test module featuring localized processing , 2004, 2004 International Conferce on Test.

[11]  K. Kim,et al.  Wireless interconnection in a CMOS IC with integrated antennas , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[12]  B. Keser,et al.  Advanced Packaging: The Redistributed Chip Package , 2007, IEEE Transactions on Advanced Packaging.

[13]  Imran Bashir,et al.  RF Built-in Self Test of a Wireless Transmitter , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[14]  L. Milor,et al.  Logic product speed evaluation and forecasting during the early phases of process technology development using ring oscillator data , 1997, 1997 2nd International Workshop on Statistical Metrology.

[15]  Khurram Muhammad,et al.  Digital Signal Processing for RF at 45-nm CMOS and Beyond , 2006, IEEE Custom Integrated Circuits Conference 2006.

[16]  T. Sakurai,et al.  A 195-gb/s 1.2-W inductive inter-chip wireless superconnect with transmit power control scheme for 3-D-stacked system in a package , 2006, IEEE Journal of Solid-State Circuits.

[17]  D. Schroder.  Semiconductor Material and Device Characterization , 1990 .

[18]  Thomas H. Lee,et al.  The Design of CMOS Radio-Frequency Integrated Circuits: RF CIRCUITS THROUGH THE AGES , 2003 .

[19]  D. Schroder.  Semiconductor Material and Device Characterization, 3rd Edition , 2005 .

[20]  R. Ranica,et al.  A Cost-Effective Low Power Platform for the 45-nm Technology Node , 2006, 2006 International Electron Devices Meeting.