ESD (Electrostatic Discharge) Protection Design for Nanoelectronics in CMOS Technology

In this tutorial, we teach useful on-chip ESD protection designs for CMOS integrated circuits. The contents include (1) introduction to electrostatic discharge, (2) design techniques of ESD protection circuit, (3) whole-chip ESD protection design, and (4) ESD protection for mixed-voltage I/O interface. The clear ESD protection design concepts and detailed circuit implementations are presented in this course. ESD protection design is more important in the nanoscale CMOS technology. High ESD robustness can not be achieved with only process solutions. The circuit design solutions should be added into the chips with suitable layout arrangement to achieve the purpose of whole-chip ESD protection for IC products

[1]  Timothy J. Maloney,et al.  New considerations for MOSFET power clamps , 2002, 2002 Electrical Overstress/Electrostatic Discharge Symposium.

[2]  Tung-Yang Chen,et al.  Design of cost-efficient ESD clamp circuits for the power rails of CMOS ASIC's with substrate-triggering technique , 1997, Proceedings. Tenth Annual IEEE International ASIC Conference and Exhibit (Cat. No.97TH8334).

[3]  Chung-Yu Wu,et al.  Capacitor-couple ESD protection circuit for deep-submicron low-voltage CMOS ASIC , 1996, IEEE Trans. Very Large Scale Integr. Syst..

[4]  S. Trinh,et al.  Multi-finger turn-on circuits and design techniques for enhanced ESD performance and width-scaling , 2001, 2001 Electrical Overstress/Electrostatic Discharge Symposium.

[5]  Ming-Dou Ker,et al.  Design on ESD protection scheme for IC with power-down-mode operation , 2004 .

[6]  Ming-Dou Ker,et al.  Failure analysis of ESD damage in a high-voltage driver IC and the effective ESD protection solution [CMOS] , 2002, Proceedings of the 9th International Symposium on the Physical and Failure Analysis of Integrated Circuits (Cat. No.02TH8614).

[7]  C. Duvvury,et al.  Achieving uniform nMOS device power distribution for sub-micron ESD reliability , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[8]  Tung-Yang Chen,et al.  Investigation of the gate-driven effect and substrate-triggered effect on ESD robustness of CMOS devices , 2001 .

[9]  Ming-Dou Ker,et al.  ESD implantation for subquarter-micron CMOS technology to enhance ESD robustness , 2003 .

[10]  W. Fichtner,et al.  Layout optimization of an ESD-protection n-MOSFET by simulation and measurement , 1995, Electrical Overstress/Electrostatic Discharge Symposium Proceedings.

[11]  Tung-Yang Chen,et al.  Substrate-triggered technique for on-chip ESD protection design in a 0.18-/spl mu/m salicided CMOS process , 2003 .

[12]  Ming-Dou Ker,et al.  Design on mixed-voltage-tolerant I/O interface with novel tracking circuits in a 0.13-/spl mu/m CMOS technology , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[13]  Steven H. Voldman,et al.  ESD protection in a mixed-voltage interface and multirail disconnected power grid environment in 0.50- and 0.25-/spl mu/m channel length CMOS technologies , 1995 .

[14]  E. Nowak,et al.  Process and design for ESD robustness in deep submicron CMOS technology , 1996, Proceedings of International Reliability Physics Symposium.

[15]  Ming-Dou Ker,et al.  Whole-chip ESD protection strategy for CMOS integrated circuits in nanotechnology , 2001, Proceedings of the 2001 1st IEEE Conference on Nanotechnology. IEEE-NANO 2001 (Cat. No.01EX516).

[16]  C. Duvvury,et al.  Dynamic gate coupling of NMOS for efficient output ESD protection , 1992, 30th Annual Proceedings Reliability Physics 1992.

[17]  Chang-Su Kim,et al.  A novel NMOS transistor for high performance ESD protection devices in 0.18 /spl mu/m CMOS technology utilizing salicide process , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).

[18]  J.W. Miller,et al.  Engineering the cascoded NMOS output buffer for maximum V/sub t1/ , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).

[19]  Kaustav Banerjee,et al.  Process and layout dependent substrate resistance modeling for deep sub-micron ESD protection devices , 2000, 2000 IEEE International Reliability Physics Symposium Proceedings. 38th Annual (Cat. No.00CH37059).

[20]  Connor,et al.  Dynamic Dielectric Protection For I/0 Circuits Fabricated In A 2.5V CMOS Technology Interfacing To A 3.3V LVTTL Bus , 1997, Symposium 1997 on VLSI Circuits.

[21]  E. Worley,et al.  Sub-micron chip ESD protection schemes which avoid avalanching junctions , 1995, Electrical Overstress/Electrostatic Discharge Symposium Proceedings.

[22]  R. N. Rountree,et al.  ESD protection: design and layout issues for VLSI circuits , 1989 .

[23]  Tung-Yang Chen,et al.  Novel input ESD protection circuit with substrate-triggering technique in a 0.25-/spl mu/m shallow-trench-isolation CMOS technology , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[24]  Ming-Dou Ker,et al.  ESD protection to overcome internal gate oxide damage on digital-analog interface of mixed-mode CMOS IC's , 1996 .

[25]  Tung-Yang Chen,et al.  New layout design for submicron CMOS output transistors to improve driving capability and ESD robustness , 1999 .

[26]  Ming-Dou Ker,et al.  ESD implantations for on-chip ESD protection with layout consideration in 0.18-/spl mu/m salicided CMOS technology , 2005 .

[28]  J.C. Smith.  A substrate triggered lateral bipolar circuit for high voltage tolerant ESD protection applications , 1998, Electrical Overstress/ Electrostatic Discharge Symposium Proceedings. 1998 (Cat. No.98TH8347).

[29]  C. Lage,et al.  A versatile 0.25 micron CMOS technology , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[30]  S. Mittl,et al.  Accelerated gate-oxide breakdown in mixed-voltage I/O circuits , 1997, 1997 IEEE International Reliability Physics Symposium Proceedings. 35th Annual.

[31]  Chung-Yu Wu,et al.  Area-efficient layout design for CMOS output transistors , 1997 .

[32]  Timothy J. Maloney,et al.  Novel clamp circuits for IC power supply protection , 1995 .

[33]  Scott Smith,et al.  Unique ESD failure mechanisms during negative to WC 13bm tests , 1997, Proceedings Electrical Overstress/Electrostatic Discharge Symposium.

[34]  G. P. Singh,et al.  High-voltage-tolerant I/O buffers with low-voltage CMOS process , 1999, IEEE J. Solid State Circuits.

[35]  Tung-Yang Chen,et al.  ESD buses for whole-chip ESD protection , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[36]  K.-H. Lin,et al.  On-chip ESD protection design with substrate-triggered technique for mixed-Voltage I/O circuits in subquarter-micrometer CMOS Process , 2004, IEEE Transactions on Electron Devices.

[37]  C. Duvvury,et al.  Design methodology and optimization of gate-driven NMOS ESD protection circuits in submicron CMOS processes , 1998 .

[38]  Ming-Dou Ker,et al.  ESD protection design for mixed-voltage I/O circuit with substrate-triggered technique in sub-quarter-micron CMOS process , 2002, Proceedings International Symposium on Quality Electronic Design.

[39]  H. Sanchez,et al.  A versatile 3.3 V/2.5 V/1.8 V CMOS I/O driver built in a 0.2 /spl mu/m 3.5 nm Tox 1.8 V CMOS technology , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[40]  Wolfgang Nikutta,et al.  Influence of the series resistance of on-chip power supply buses on internal device failure after ESD stress (MOS devices) , 1993 .

[41]  Tung-Yang Chen,et al.  Low-leakage diode string designs using triple-well technologies for RF-ESD applications , 2003 .

[42]  Anne-Johan Annema,et al.  5.5-V I/O in a 2.5-V 0.25-/spl mu/m CMOS technology , 2001 .

[43]  Ming-Dou Ker,et al.  Electrostatic discharge protection design for mixed-voltage CMOS I/O buffers , 2002 .

[44]  Steven H. Voldman,et al.  Mixed-voltage interface ESD protection circuits for advanced microprocessors in shallow trench and LOCOS isolation CMOS technologies , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.

[45]  Ming-Dou Ker,et al.  ESD protection design for mixed-voltage I/O buffer with substrate-triggered circuit , 2005, IEEE Trans. Circuits Syst. I Regul. Pap..

[46]  Takayasu Sakurai,et al.  3.3V-5V compatible I/O circuit without thick gate oxide , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[47]  Ming-Dou Ker,et al.  Design on power-rail ESD clamp circuit for 3.3-V I/O interface by using only 1-V/2.5-V low-voltage devices in a 130-nm CMOS process , 2005, 2005 IEEE International Reliability Physics Symposium, 2005. Proceedings. 43rd Annual..

[48]  M. Ker.  Whole-chip ESD protection design with efficient VDD-to-VSS ESD clamp circuits for submicron CMOS VLSI , 1999 .

[49]  K. Kato,et al.  ESD and latch up phenomena on advanced technology LSI , 1996, 1996 Proceedings Electrical Overstress/Electrostatic Discharge Symposium.

[50]  E. C. Dijkmans,et al.  A 3/5 V compatible I/O buffer , 1995 .

[51]  Anh Bui,et al.  Unique ESD failure mechanisms during negative to Vcc HBM tests , 1998 .

[52]  Timothy J. Maloney,et al.  Stacked PMOS clamps for high voltage power supply protection , 1999, Electrical Overstress/Electrostatic Discharge Symposium Proceedings. 1999 (IEEE Cat. No.99TH8396).

[53]  Ming-Dou Ker,et al.  Design on the low-leakage diode string for using in the power-rail ESD clamp circuits in a 0.35-/spl mu/m silicide CMOS process , 2000, IEEE Journal of Solid-State Circuits.

[54]  Tung-Yang Chen,et al.  Substrate-triggered ESD protection circuit without extra process modification , 2003 .

[55]  Edward J. Nowak,et al.  High-performance sub-0.08 /spl mu/m CMOS with dual gate oxide and 9.7 ps inverter delay , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[56]  C. Duvvury,et al.  Substrate pump NMOS for ESD protection applications , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).

[57]  E. Takeda,et al.  An empirical model for device degradation due to hot-carrier injection , 1983, IEEE Electron Device Letters.

[58]  W.R. Anderson,et al.  ESD protection for mixed-voltage I/O using NMOS transistors stacked in a cascode configuration , 1998, Electrical Overstress/ Electrostatic Discharge Symposium Proceedings. 1998 (Cat. No.98TH8347).

[59]  S. Furkay,et al.  Analysis of snubber-clamped diode-string mixed voltage interface ESD protection network for advanced microprocessors , 1995, Electrical Overstress/Electrostatic Discharge Symposium Proceedings.

[60]  Ming-Dou Ker,et al.  ESD protection design and verification in a 0.35-/spl mu/m CMOS ASIC library , 1999, Twelfth Annual IEEE International ASIC/SOC Conference (Cat. No.99TH8454).

[61]  R. N. Rountree,et al.  Internal chip ESD phenomena beyond the protection circuit , 1988 .

[62]  V.A. Vashchenko,et al.  Physical limitation of the cascoded snapback NMOS ESD protection capability due to the non-uniform turn-off , 2004, IEEE Transactions on Device and Materials Reliability.

[63]  W. Dehaene,et al.  A high-voltage output driver in a standard 2.5 V 0.25 /spl mu/m CMOS technology , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[64]  Tung-Yang Chen,et al.  Analysis on the dependence of layout parameters on ESD robustness of CMOS devices for manufacturing in deep-submicron CMOS process , 2003 .

[65]  Tung-Yang Chen,et al.  Substrate-triggered ESD clamp devices for use in power-rail ESD clamp circuits , 2002 .

[66]  Ming-Dou Ker,et al.  ESD Protection for Mixed-Voltage I/O in LowVoltage Thin-Oxide CMOS , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.