论文信息 - Applied On-Chip Machine Learning for Dynamic Resource Control in Multithreaded Processors

Applied On-Chip Machine Learning for Dynamic Resource Control in Multithreaded Processors

In this paper, we propose a machine learning algorithm to control instruction fetch bandwidth in a simultaneous multithreaded CPU. In a simultaneous multithreaded CPU, multiple threads occupy pools...

Shane Carroll | Wei-Ming Lin

[1] Francisco J. Cazorla,et al. Optimising long-latency-load-aware fetch policies for SMT processors , 2004, Int. J. High Perform. Comput. Netw..

[2] Stijn Eyerman,et al. A Memory-Level Parallelism Aware Fetch Policy for SMT Processors , 2007, 2007 IEEE 13th International Symposium on High Performance Computer Architecture.

[3] Engin Ipek,et al. Coordinated management of multiple interacting resources in chip multiprocessors: A machine learning approach , 2008, 2008 41st IEEE/ACM International Symposium on Microarchitecture.

[4] Dean M. Tullsen,et al. Simultaneous multithreading: a platform for next-generation processors , 1997, IEEE Micro.

[5] John L. Henning. SPEC CPU2006 benchmark descriptions , 2006, CARN.

[6] Francisco J. Cazorla,et al. Improving Memory Latency Aware Fetch Policies for SMT Processors , 2003, ISHPC.

[7] Dean M. Tullsen,et al. Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading , 1997, TOCS.

[8] Todd M. Austin,et al. The SimpleScalar tool set, version 2.0 , 1997, CARN.

[9] Donald Yeung,et al. Learning-Based SMT Processor Resource Distribution via Hill-Climbing , 2006, 33rd International Symposium on Computer Architecture (ISCA'06).

[10] Richard L. Sites,et al. Alpha AXP architecture , 1993, CACM.