Hot-Carrier Effects in Strained n-Channel Transistor With Silicon–Carbon $(\hbox{Si}_{1 - y}\hbox{C}_{y})$ Source/Drain Stressors and Its Orientation Dependence

We report the hot-carrier effects in a novel strained n-channel transistor (n-FET) featuring silicon-carbon source and drain (Si1-yCy S/D) stressors, and its dependence on channel orientations for the first time. Due to strain-induced bandgap reduction, Si1-yCy S/D n-FETs show enhanced impact ionization and therefore more pronounced drive current degradation over a control n-FET. As a consequence of the increased interface state generation, a strained n-FET with [010] channel shows worse hot-carrier reliability over a transistor with the conventional [110] channel, which leads to a larger shift in threshold voltage and subthreshold swing. In addition, a hot-carrier lifetime projection shows a dependence of operating drain voltage on the channel orientation of the strained n-FET.

[1]  Yee-Chia Yeo,et al.  Enhancing CMOS transistor performance using lattice-mismatched materials in source/drain regions , 2006, 2006 International SiGe Technology and Device Meeting.

[2]  S. Shimizu,et al.  Effect of <100> channel direction for high performance SCE immune pMOSFET with less than 0.15 /spl mu/m gate length , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[3]  M. Silberstein,et al.  A 90nm high volume manufacturing logic technology featuring novel 45nm gate length strained silicon CMOS transistors , 2003, IEEE International Electron Devices Meeting 2003.

[4]  Kah-Wee Ang,et al.  Hot Carrier Reliability of Strained N-Mosfet with Lattice Mismatched Source/Drain Stressors , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[5]  Kah-Wee Ang,et al.  Thin body silicon-on-insulator N-MOSFET with silicon-carbon source/drain regions for performance enhancement , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[6]  Chenming Hu,et al.  Hot-Electron-Induced MOSFET Degradation - Model, Monitor, and Improvement , 1985, IEEE Journal of Solid-State Circuits.

[7]  Chenming Hu,et al.  Hot-electron-induced MOSFET degradation—Model, monitor, and improvement , 1985, IEEE Transactions on Electron Devices.

[8]  J.R. Hwang,et al.  Hot carrier degradation in novel strained-Si nMOSFETs , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.

[9]  Y. Yeo,et al.  Process-strained Si (PSS) CMOS technology featuring 3D strain engineering , 2003, IEEE International Electron Devices Meeting 2003.