Multi-phase sub-sampling fractional-N PLL with soft loop switching for fast robust locking

This paper presents a low phase noise sub-sampling PLL (SSPLL) with multi-phase outputs. Automatic soft switching between the sub-sampling phase loop and frequency loop is proposed to improve robustness against perturbations and interferences that may cause a traditional SSPLL to lose lock. A quadrature LC oscillator with capacitive phase interpolation network is employed to generate multi-phase outputs, which are further utilized to achieve fractional-N frequency synthesis. Implemented in a 130nm CMOS technology, the SSPLL chip is able to achieve a measured in-band phase noise of −120 dBc/Hz and a measured integrated jitter of 209 fs at 2.4 GHz, while consuming 27.2 mW with 16 output phases. The measured reference spur and fractional spur level is −72 dBc and −49 dBc, respectively.

[1]  Jan Craninckx,et al.  A 9.2–12.7 GHz Wideband Fractional-N Subsampling PLL in 28 nm CMOS With 280 fs RMS Jitter , 2015, IEEE Journal of Solid-State Circuits.

[2]  Kenichi Okada,et al.  A Fractional-N Sub-Sampling PLL using a Pipelined Phase-Interpolator With an FoM of -250 dB , 2016, IEEE Journal of Solid-State Circuits.

[3]  Eric A. M. Klumperink,et al.  Sub-sampling PLL techniques , 2015, 2015 IEEE Custom Integrated Circuits Conference (CICC).

[4]  Peter R. Kinget,et al.  A Sub-Sampling-Assisted Phase-Frequency Detector for Low-Noise PLLs With Robust Operation Under Supply Interference , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Eric A. M. Klumperink,et al.  Spur Reduction Techniques for Phase-Locked Loops Exploiting A Sub-Sampling Phase Detector , 2010, IEEE Journal of Solid-State Circuits.

[6]  Feng Zhao,et al.  A 0.6V quadrature VCO with optimized capacitive coupling for phase noise reduction , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).