Embedded GPU Design

[1]  M. Imai,et al.  A 109.5mW 1.2V 600M texels/s 3-D graphics engine , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[2]  Bishop Brock,et al.  A 32-bit PowerPC system-on-a-chip with support for dynamic voltage scaling and dynamic frequency scaling , 2002, IEEE J. Solid State Circuits.

[3]  Hoi-Jun Yoo,et al.  Development of a 3-D graphics rendering engine with lighting acceleration for handheld multimedia systems , 2005, IEEE Trans. Consumer Electron..

[4]  Fumio Arakawa,et al.  An embedded processor core for consumer appliances with 2.8GFLOPS and 36M polygons/s FPU , 2004 .

[5]  Lee-Sup Kim,et al.  A 120Mvertices/s multi-threaded VLIW vertex processor for mobile multimedia applications , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[6]  R.W. Brodersen,et al.  A dynamic voltage scaled microprocessor system , 2000, IEEE Journal of Solid-State Circuits.

[7]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[8]  John N. Mitchell,et al.  Computer Multiplication and Division Using Binary Logarithms , 1962, IRE Trans. Electron. Comput..

[9]  Hoi-Jun Yoo,et al.  A 52.4mW 3D Graphics Processor with 141Mvertices/s Vertex Shader and 3 Power Domains of Dynamic Voltage and Frequency Scaling , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[10]  Jin-Yong Chung,et al.  A 210mW graphics LSI implementing full 3D pipeline with 264Mtexels/s texturing for mobile multimedia applications , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[11]  Young-Jun Kim,et al.  An SoC with 1.3 Gtexels/s 3D graphics full pipeline engine for consumer applications , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[12]  Hoi-Jun Yoo,et al.  A fixed-point multimedia coprocessor with 50Mvertices/s programmable SIMD vertex shader for mobile applications , 2005, Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005..

[13]  Lee-Sup Kim,et al.  An SoC with 1.3 gtexels/s 3-D graphics full pipeline for consumer applications , 2006, IEEE Journal of Solid-State Circuits.

[14]  Tadahiro Kuroda,et al.  Variable supply-voltage scheme for low-power high-speed CMOS digital design , 1998, IEEE J. Solid State Circuits.