Implementation of a novel read-out strategy based on a Wilkinson ADC for a 16/spl times/16 pixel X-ray detector array

In this paper we propose a Wilkinson type A/D converter as well as all the digital logic required for reading-out a 16/spl times/16 array of X-ray detectors. The proposed A/D converter architecture and read-out strategy allows us to handle an event rate as large as 10/sup 6/ event/s over the whole array and 10/sup 4/ event/s over the single row of the array with a resolution of 10 bits, consuming only 77 mW from a 3.3 V power supply. The A/D converter and the logic are embedded in an ASIC to be bump-bonded on top of the detector, which includes also the front-end electronics required for processing the sensor output signals. This work was done within the framework of an ESA research activity.

[1]  H. Ikeda,et al.  Peak hold monolithic integrated circuit with built-in shaping amplifier for hard X-ray detector , 1992, IEEE Conference on Nuclear Science Symposium and Medical Imaging.

[2]  L. G. Clonts,et al.  A multi-channel ADC for use in the PHENIX detector , 1996, 1996 IEEE Nuclear Science Symposium. Conference Record.

[3]  M. L. Prydderch,et al.  A 16 channel analogue sparse readout I.C. for INTEGRAL (International Gamma-Ray Astrophysics Laboratory) , 1994, Proceedings of 1994 IEEE Nuclear Science Symposium - NSS'94.