A parallel full adder circuit using Josephson junctions
暂无分享,去创建一个
[1] A. Davidson,et al. A Josephson latch , 1978, IEEE Journal of Solid-State Circuits.
[2] W. Anacker. Computers: Computing at 4 degrees Kelvin: Superconducting technology and unconventional packaging herald an era of ultrafast, ultrareliable computers , 1979, IEEE Spectrum.
[3] W. Anacker,et al. Potential of superconductive josephson tunneling technology for ultrahigh performance memories and processors , 1969 .
[4] D. Herrell. A Josephson tunnelling logic adder , 1974 .
[5] A. Moser. Logic gates with shaped Josephson junctions , 1979 .
[6] L. Dunkleberger,et al. Direct-coupled Josephson full adder , 1977 .
[7] P. Gueret,et al. Model for a 15ns 16K RAM with Josephson junctions , 1978, 1978 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[8] D. J. Herrell,et al. Sub-100 ps experimental Josephson interferometer logic gates , 1978 .
[9] B. Landman,et al. Calculation of threshold curves for Josephson quantum interference devices , 1977 .
[10] S. M. Faris,et al. Loop decoder for Josephson memory arrays , 1979 .
[11] J. Matisoo,et al. The tunneling cryotron—A superconductive logic element based on electron tunneling , 1967 .
[12] D.J. Herrell,et al. An experimental multiplier circuit based on superconducting Josephson devices , 1975, IEEE Journal of Solid-State Circuits.
[13] B. Josephson. Possible new effects in superconductive tunnelling , 1962 .
[14] Richard E. Harris,et al. Multiple-quantum interference superconducting analog-to-digital converter. [Patent application] , 1979 .