Special Issue on a Fault Tolerant Network on Chip Architecture

In this paper a fast and efficient spare switch selection algorithm is presented in a reliable NoC architecture based on specific application mapped onto mesh topology called FERNA. Based on ring concept used in FERNA, this algorithm achieves best results equivalent to exhaustive algorithm with much less run time improving two parameters. Inputs of FERNA algorithm for response time of the system and extra communication cost minimization are derived from simulation of high transaction level using SystemC TLM and mathematical formulation, respectively. The results demonstrate that improvement of above mentioned parameters lead to advance whole system reliability that is analytically calculated. Mapping algorithm has been also investigated as an effective issue on extra bandwidth requirement and system reliability.

[1]  Jochen A. G. Jess,et al.  Stream communication between real-time tasks in a high-performance multiprocessor , 1998, Proceedings Design, Automation and Test in Europe.

[2]  Steve B. Furber.  Living with Failure: Lessons from Nature? , 2006, ETS.

[3]  Z. Navabi,et al.  Application specific configuration of a fault-tolerant NoC architecture , 2008, 2008 11th International Biennial Baltic Electronics Conference.

[4]  Sandeep K. Shukla,et al.  Nano, quantum and molecular computing: implications to high level design and validation , 2004 .

[5]  Paolo Prinetto,et al.  Reliability in Application Specific Mesh-Based NoC Architectures , 2008, 2008 14th IEEE International On-Line Testing Symposium.

[6]  Ahmad Khademzadeh,et al.  Onyx: A new heuristic bandwidth-constrained mapping of cores onto tile-based Network on Chip , 2009, IEICE Electron. Express.

[7]  Ken Mai,et al.  The future of wires , 2001, Proc. IEEE.

[8]  William J. Dally,et al.  Route packets, not wires: on-chip inteconnection networks , 2001, DAC '01.

[9]  Hamid Sarbazi-Azad,et al.  PERMAP: A performance-aware mapping for application-specific SoCs , 2008, 2008 International Conference on Application-Specific Systems, Architectures and Processors.

[10]  Kees G. W. Goossens.  Formal methods for networks on chips , 2005, Fifth International Conference on Application of Concurrency to System Design (ACSD'05).

[11]  Radu Marculescu,et al.  Energy- and performance-aware mapping for regular NoC architectures , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Kees G. W. Goossens,et al.  Bringing communication networks on a chip: test and verification implications , 2003, IEEE Commun. Mag..

[13]  Lionel M. Ni,et al.  A survey of wormhole routing techniques in direct networks , 1993, Computer.

[14]  V. Sunitha,et al.  Design of Optimal Architectures Using Homogeneous Routers for Application Specific Network on Chip , 2008, 2008 First International Conference on Emerging Trends in Engineering and Technology.

[15]  Michael Welzl,et al.  A Fault tolerant mechanism for handling Permanent and Transient Failures in a Network on Chip , 2007, Fourth International Conference on Information Technology (ITNG'07).

[16]  Giovanni De Micheli,et al.  Design, synthesis, and test of networks on chips , 2005, IEEE Design & Test of Computers.

[17]  Axel Jantsch,et al.  Network on Chip : An architecture for billion transistor era , 2000 .