CIVA: Custom instruction vulnerability analysis framework
暂无分享,去创建一个
Sied Mehdi Fakhraie | Mostafa E. Salehi | Ali Azarpeyvand | S. M. Fakhraie | A. Azarpeyvand | M. Salehi
[1] Joel Emer,et al. A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor , 2003, Proceedings. 36th Annual IEEE/ACM International Symposium on Microarchitecture, 2003. MICRO-36..
[2] Diana Marculescu,et al. MARS-C: modeling and reduction of soft errors in combinational circuits , 2006, 2006 43rd ACM/IEEE Design Automation Conference.
[3] Sanjay J. Patel,et al. Characterizing the effects of transient faults on a high-performance processor pipeline , 2004, International Conference on Dependable Systems and Networks, 2004.
[4] Krishnendu Chakrabarty,et al. Energy-Aware Fault Tolerance in Fixed-Priority Real-Time Embedded Systems , 2003, ICCAD 2003.
[5] Ravishankar K. Iyer,et al. An experimental study of soft errors in microprocessors , 2005, IEEE Micro.
[6] Abhijit Chatterjee,et al. Soft-error tolerance analysis and optimization of nanometer circuits , 2005, Design, Automation and Test in Europe.
[7] Paul Beckett,et al. Towards nanocomputer architecture , 2002 .
[8] Narayanan Vijaykrishnan,et al. SEAT-LA: a soft error analysis tool for combinational logic , 2006, 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06).
[9] R. Stephenson. A and V , 1962, The British journal of ophthalmology.
[10] James L. Walsh,et al. IBM experiments in soft fails in computer electronics (1978-1994) , 1996, IBM J. Res. Dev..