Efficient scheduling of behavioural descriptions in high-level synthesis
暂无分享,去创建一个
[1] Raul Camposano,et al. Path-based scheduling for synthesis , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[2] J. P. Neil,et al. Simulated annealing based synthesis of fast discrete cosine transform blocks , 1992 .
[3] P. Six,et al. Cathedral-II: A Silicon Compiler for Digital Signal Processing , 1986, IEEE Design & Test of Computers.
[4] Emile H. L. Aarts,et al. Improved force-directed scheduling in high-throughput digital signal processing , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[5] Bozena Kaminska,et al. Functional synthesis of digital systems with TASS , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[6] D. C. Hendry,et al. High-level synthesis of DSP datapaths by global optimisation of variable lifetimes , 1995 .
[7] Daniel Gajski,et al. Introduction to high-level synthesis , 1994, IEEE Design & Test of Computers.
[8] Alice C. Parker,et al. MAHA: A Program for Datapath Synthesis , 1986, DAC 1986.
[9] E. F. Girczyc,et al. HAL: A Multi-Paradigm Approach to Automatic Data Path Synthesis , 1986, 23rd ACM/IEEE Design Automation Conference.
[10] Yu-Chin Hsu,et al. A formal approach to the scheduling problem in high level synthesis , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[11] Robert A. Walker,et al. Introduction to the Scheduling Problem , 1995, IEEE Des. Test Comput..
[12] Pierre G. Paulin,et al. Force-directed scheduling for the behavioral synthesis of ASICs , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[13] Gianluca Piccinini,et al. Algorithms for operation scheduling in VLSI circuit design , 1993 .
[14] C. L. Liu,et al. A scheduling algorithm for conditional resource sharing-a hierarchical reduction approach , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..