Invited paper. Algorithms for functional testing of digital systems

In this paper, a novel functional model is presented. This functional model is based on a Iarge-scale dynamical characterization of a multi-unit digital system in which test results can be invalidated. Two algorithms are presented. The first algorithm is applicable to the diagnosis of a system with only a single fault and requires a Iower number of execution steps than similar algorithms. This algorithm is exact. A new heuristic algorithm is proposed for multiple faults. Conditions for the nonsequential execution of the algorithms are analysed; a covering set approach is proposed as the basis for a parallel process. The parallel process uses an adaptive diagnostic criterion to establish the validity of the test results by progressive refinement. Using a Steiner system characterization, it is proved that the proposed parallel techniques offer significant advantages over a sequential execution. A novel architecture for the diagnostic system is proposed; this architecture exploits the parallel nature of the ...

[1]  GERNOT METZE,et al.  On the Connection Assignment Problem of Diagnosable Systems , 1967, IEEE Trans. Electron. Comput..

[2]  James B. Angell,et al.  Enhancing Testability of Large-Scale Integrated Circuits via Test Points and Additional Logic , 1973, IEEE Transactions on Computers.

[3]  Fabrizio Grandoni,et al.  A Theory of Diagnosability of Digital Systems , 1976, IEEE Transactions on Computers.

[4]  L. H. Goldstein,et al.  Controllability/observability analysis of digital circuits , 1978 .

[5]  Pierre Duhamel,et al.  Automatic test generation techniques for analog circuits and systems: A review , 1979 .

[6]  Prabhakar Goel.  Test generation costs analysis and projections , 1980, DAC '80.

[7]  Akihiko Yamada,et al.  A Calculus of Testability Measure at the Functional Level , 1981, ITC.

[8]  Raymond A. DeCarlo,et al.  Interconnected Dynamical Systems , 1981 .

[9]  Chin-Long Wey,et al.  Analog Fault Diagnosis with Failure Bounds , 1982 .

[10]  Paul H. Bardell,et al.  Self-Testing of Multichip Logic Modules , 1982, International Test Conference.

[11]  Parker,et al.  Design for Testability—A Survey , 1982, IEEE Transactions on Computers.

[12]  Eduard Cerny,et al.  A Class of Test Generators for Built-In Testing , 1983, IEEE Transactions on Computers.

[13]  Arnold L. Rosenberg,et al.  Exhaustive Generation of Bit Patterns with Applications to VLSI Self-Testing , 1983, IEEE Transactions on Computers.

[14]  S. Louis Hakimi,et al.  On Adaptive System Diagnosis , 1984, IEEE Transactions on Computers.

[15]  C. Wu.  Test point selection methods for the self-testing based analogue fault diagnosis system , 1985 .

[16]  Bruce J. Walker,et al.  The LOCUS Distributed System Architecture , 1986 .

[17]  Chin-Long Wey,et al.  On a Novel Self-Test Approach to Digital Testing , 1987, Comput. J..