论文信息 - Neuron-MOS continuous-time winner-take-all circuit for intelligent data processing

Neuron-MOS continuous-time winner-take-all circuit for intelligent data processing

A unique circuit architecture has been developed for winner-take-all (WTA) circuits operating in continuous time using neuron-MOS (/spl nu/MOS) technology. The /spl nu/MOS WTA identifies the location of the winner as an oscillating node of a multiple-loop /spl nu/MOS ring oscillator. The nonoscillating mode of operation has been also obtained by a proper design of delay elements. High accuracy search for the winner has been achieved by the introduction of a new digital/analog merged feedback control. The circuit operation has been demonstrated and all verified by test circuits fabricated by double-polysilicon CMOS processes.

Tadashi Shibata | Tadahiro Ohmi | Tatsuo Morimoto

[1] Tadashi Shibata,et al. Implementing Intelligence on Silicon Using Neuron-Like Functional MOS Transistors , 1993, NIPS.

[2] G. Cauwenberghs,et al. A Charge-Based CMOS Parallel Analog Vector Quantizer , 1994, NIPS 1994.

[3] Tadashi Shibata,et al. Neuron MOS winner-take-all circuit and its application to associative memory , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[4] Tadashi Shibata,et al. Clocked-neuron-MOS logic circuits employing auto-threshold-adjustment , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[5] John Lazzaro,et al. Winner-Take-All Networks of O(N) Complexity , 1988, NIPS.

[6] Bing J. Sheu,et al. A high-precision VLSI winner-take-all circuit for self-organizing neural networks , 1993 .

[7] Tadashi Shibata,et al. A functional MOS transistor featuring gate-level weighted sum and threshold operations , 1992 .