Design and Analysis of Reversible Ripple, Prefix and Prefix-Ripple Hybrid Adders

Reversible computing has emerged as promising technology having its applications in quantum computing, nanotechnology and optical computing. This paper presents design and analysis of reversible ripple, prefix and prefix ripple hybrid adders. Firstly an analysis and comparison of all the existing reversible ripple carry adders is presented. The reversible ripple carry adders are characterized by high quantum depth, low quantum cost and/or low garbage outputs and ancilla inputs bits. Secondly design methodology for reversible prefix adders is presented. The reversible prefix adders are characterized by low quantum depth, high quantum cost and/or high garbage outputs and ancilla inputs bits. Finally design of the proposed reversible prefix-ripple hybrid adders is presented and comparison of the different parameters of reversible ripple, prefix and prefix-ripple hybrid adders is illustrated.

[1]  Muhammad Mahbubur Rahman,et al.  Realization of a Novel Fault Tolerant Reversible Full Adder Circuit in Nanotechnology , 2010, Int. Arab J. Inf. Technol..

[2]  Keivan Navi,et al.  Design of a Novel Reversible Multiplier Circuit Using HNG Gate in Nanotechnology , 2008 .

[3]  Rolf Landauer,et al.  Irreversibility and heat generation in the computing process , 1961, IBM J. Res. Dev..

[4]  David Harris,et al.  A taxonomy of parallel prefix networks , 2003, The Thrity-Seventh Asilomar Conference on Signals, Systems & Computers, 2003.

[5]  Pérès,et al.  Reversible logic and quantum computers. , 1985, Physical review. A, General physics.

[6]  V.S.S. Nair,et al.  Prefix Parallel Adder Virtual Implementation in Reversible Logic , 2007, 2007 IEEE Region 5 Technical Conference.

[7]  Tommaso Toffoli,et al.  Reversible Computing , 1980, ICALP.

[8]  Charles H. Bennett,et al.  Logical reversibility of computation , 1973 .

[9]  Himanshu Thapliyal,et al.  Novel Reversible `TSG' Gate and Its Application for Designing Components of Primitive Reversible/Quantum ALU , 2005, 2005 5th International Conference on Information Communications & Signal Processing.

[10]  Thomas G. Draper,et al.  A new quantum ripple-carry addition circuit , 2004, quant-ph/0410184.

[11]  R. Krishnamurthy,et al.  A 4 GHz 130 nm address generation unit with 32-bit sparse-tree adder core , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[12]  N. Ranganathan,et al.  Design of a Reversible ALU Based on Novel Programmable Reversible Logic Gate Structures , 2011, 2011 IEEE Computer Society Annual Symposium on VLSI.

[13]  N. Ranganathan,et al.  A new reversible design of BCD adder , 2011, 2011 Design, Automation & Test in Europe.

[14]  R. Feynman.  Quantum mechanical computers , 1986 .

[15]  Keivan Navi,et al.  Novel Reversible Multiplier Circuit in Nanotechnology , 2008 .

[16]  Harald Haas,et al.  Asilomar Conference on Signals, Systems, and Computers , 2006 .