Design of power optimal, low phase noise three stage Current Starved VCO

This paper presents a method for designing of low power dissipation, low phase noise and high oscillation frequency based three stage Current Starved VCO (CS-VCO). In this design approach, 3-inverter stages are cascaded to achieve an optimal power dissipation of (7.48508 mW) for fundamental frequency of (3.9955 GHz). The simulation results depict that such VCO has linear voltage-frequency characteristics over a wide tuning range. The circuit performance is validated using 0.18μm CMOS technology. The analysis also shows that for 3-stage CS-VCO, the phase noise is -80.17dbc/Hz @1MHz offset frequency and -105.31dbc/Hz @10MHz offset frequency.

[1]  M. Berroth,et al.  The design of 5 GHz voltage controlled ring oscillator using source capacitively coupled current amplifier , 2003, IEEE MTT-S International Microwave Symposium Digest, 2003.

[2]  Chun-Huat Heng,et al.  2GHz CMOS noise cancellation VCO , 2008, 2008 IEEE Asian Solid-State Circuits Conference.

[3]  Y. A. Eken,et al.  A 5.9-GHz voltage-controlled ring oscillator in 0.18-/spl mu/m CMOS , 2004, IEEE Journal of Solid-State Circuits.

[4]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation , 1997 .

[5]  Santiago Celma,et al.  Inductorless AGC amplifier for 10GBase-LX4 ethernet in 0.18 μm CMOS , 2008 .

[6]  Dunshan Yu,et al.  A Full Swing And Low Power Voltage-Controlled Ring Oscillator , 2005, 2005 IEEE Conference on Electron Devices and Solid-State Circuits.

[7]  Y. A. Eken,et al.  A 5.9-GHz Voltage-Controlled Ring Oscillator in 0.18- m CMOS , 2004 .

[8]  B. Razavi,et al.  A stabilization technique for phase-locked frequency synthesizers , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).

[9]  Ashish Mishra,et al.  Performance analysis of power optimal PLL design using five-stage CS-VCO in 180nm , 2014, 2014 International Conference on Signal Propagation and Computer Technology (ICSPCT 2014).

[10]  T.H. Lee,et al.  Oscillator phase noise: a tutorial , 1999, IEEE Journal of Solid-State Circuits.

[11]  A. Maxim,et al.  A low-jitter 125-1250-MHz process-independent and ripple-poleless 0.18-/spl mu/m CMOS PLL based on a sample-reset loop filter , 2001 .

[12]  Howard C. Luong,et al.  A 900-MHz CMOS low-phase-noise voltage-controlled ring oscillator , 2001 .