An Overview of Three-Dimensional Integration and FPGAs

The capabilities of many digital electronic devices are strongly linked to Moore’s law: processing speed, memory and functional capacity and even the number and size of pixels in digital cameras. All of these are improving at roughly exponential rates as well. This exponential improvement has dramatically enhanced the impact of digital electronics in nearly every segment of the semiconductor industry, and is a driving force of technological and social change in the late 20th and early 21st centuries. This chapter discusses the historical evolution of semiconductor industry from 2D CMOS based technologies to today’s three-dimensional (3D) integrated circuits using 3D vertical interconnects. Our main focus in this book is to explain the need and the development of tools and technologies that supports the utilization this emerging technology to improve the performance and manufacturability of high density Field Programmable Gate Arrays (FPGAs).

[1]  Vaughn Betz,et al.  How Much Logic Should Go in an FPGA Logic Block? , 1998, IEEE Des. Test Comput..

[2]  Mitsumasa Koyanagi,et al.  Handbook of 3D Integration , 2008 .

[3]  Raphael Rubin,et al.  Design of FPGA interconnect for multilevel metallization , 2004, IEEE Trans. Very Large Scale Integr. Syst..

[4]  Jonathan Rose,et al.  The effect of LUT and cluster size on deep-submicron FPGA performance and density , 2004 .

[5]  Robert Patti,et al.  Advances in 3D Memory and Logic Devices , 2010 .

[6]  Dimitrios Soudris,et al.  A novel framework for exploring 3-D FPGAs with heterogeneous interconnect fabric , 2012, TRETS.

[7]  Mike Hutton,et al.  Placement rent exponent calculation methods, temporal behaviour and FPGA architecture evaluation , 2003, SLIP '03.

[8]  Jason Cong,et al.  Architecture evaluation for power-efficient FPGAs , 2003, FPGA '03.

[9]  Zied Marrakchi,et al.  FPGA Interconnect Topologies Exploration , 2009, Int. J. Reconfigurable Comput..

[10]  Zied Marrakchi,et al.  Mesh of Tree: Unifying Mesh and MFPGA for Better Device Performances , 2007, First International Symposium on Networks-on-Chip (NOCS'07).

[11]  André DeHon,et al.  Reconfigurable architectures for general-purpose computing , 1996 .

[12]  Mingjie Lin,et al.  Performance Benefits of Monolithically Stacked 3-D FPGA , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  André DeHon,et al.  Unifying mesh- and tree-based programmable interconnect , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.

[15]  Dimitrios Soudris,et al.  Architecture-Level Exploration of Alternative Interconnection Schemes Targeting 3D FPGAs: A Software-Supported Methodology , 2008, Int. J. Reconfigurable Comput..

[16]  Roy L. Russo,et al.  On a Pin Versus Block Relationship For Partitions of Logic Graphs , 1971, IEEE Transactions on Computers.

[17]  Jonathan Rose,et al.  Measuring the Gap Between FPGAs and ASICs , 2007, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[18]  Eby G. Friedman,et al.  Three-dimensional Integrated Circuit Design , 2008 .

[19]  Kia Bazargan,et al.  Exploring Potential Benefits of 3D FPGA Integration , 2004, FPL.