A multibit burst error detection and correction mechanism for application layer

To enhance the correctness and robustness of received text information at the receiver end, we propose an error detection and correction mechanism that executes at the application layer. Basically the error checking bits are incorporated with the original information during transition at the network. The error positions are detected by these error checking bits and then corresponding errors are corrected accordingly. Generally, the data link layer performs the task of error detection and correction but it platform dependent. So we introduce such a mechanism which is totally platform independent and acts at the application layer. It is capable of detecting all the error position and correcting all the error bits while it is destroyed or corrupted during the transmission. The data link layer sometimes fails to detect and correct all the error bits which can be solved by our proposed mechanism.

[1]  Xunying Zhang,et al.  Research and implemention of interleaving grouping Hamming code algorithm , 2013, 2013 IEEE International Conference on Signal Processing, Communication and Computing (ICSPCC 2013).

[2]  Lie-Liang Yang,et al.  Steady-State Throughput Analysis of Network Coding Nodes Employing Stop-and-Wait Automatic Repeat Request , 2012, IEEE/ACM Transactions on Networking.

[3]  G. Seetharaman,et al.  Multi bit random and burst error correction code with crosstalk avoidance for reliable on chip interconnection links , 2013, Microprocess. Microsystems.

[4]  Abhijit Chatterjee,et al.  Guided Probabilistic Checksums for Error Control in Low-Power Digital Filters , 2008, IEEE Transactions on Computers.

[5]  Mieee B. Nkom.  Concise schemes for realizing 1-Wire® cyclic redundancy checks , 2011, 3rd IEEE International Conference on Adaptive Science and Technology (ICAST 2011).

[6]  Lie-Liang Yang,et al.  Performance of general network coding nodes with stop-and-wait automatic repeat request transmission , 2012, IET Commun..

[7]  Hideharu Amano,et al.  A study of adaptable co-processors for Cyclic Redundancy Check on an FPGA , 2012, 2012 International Conference on Field-Programmable Technology.

[8]  P. Reviriego,et al.  Enhanced Detection of Double and Triple Adjacent Errors in Hamming Codes Through Selective Bit Placement , 2012, IEEE Transactions on Device and Materials Reliability.

[9]  Matthew D. Higgins,et al.  Stop-and-wait automatic repeat request schemes for molecular communications , 2013, 2013 First International Black Sea Conference on Communications and Networking (BlackSeaCom).

[10]  Yixian Yang,et al.  Cyclic redundancy code check algorithm based on small lookup table , 2009, 2009 IEEE International Conference on Communications Technology and Applications.

[11]  Pingzhi Fan,et al.  Delay-limited throughput analysis of cooperative hybrid automatic repeat request in asymmetric fading channels , 2013, IET Commun..

[12]  Manu Pratap Singh,et al.  Analysis of pattern classification for the multidimensional parity-bit-checking problem with hybrid evolutionary feed-forward neural network , 2007, Neurocomputing.

[13]  M. Gupta,et al.  Undetected error probability of hamming code for any number of symbols , 2010, 2010 IEEE International Conference on Information Theory and Information Security.

[14]  Abhijit Chatterjee,et al.  Error resilient video encoding using Block-Frame Checksums , 2010, 2010 IEEE 16th International On-Line Testing Symposium.

[15]  Zhanqi Xu,et al.  Some transforms in cyclic redundancy check (CRC) computation , 2011, 2011 International Conference on Electrical and Control Engineering.