Current input TSPC latch for high speed, complex switching trees
暂无分享,去创建一个
[1] H. Samueli,et al. A 700-MHz 24-b pipelined accumulator in 1.2- mu m CMOS for application as a numerically controlled oscillator , 1993 .
[2] Christer Svensson,et al. A true single-phase-clock dynamic CMOS circuit technique , 1987 .
[3] Soha Hassoun,et al. A 200-MHz 64-bit Dual-Issue CMOS Microprocessor , 1992, Digit. Tech. J..
[4] Christer Svensson,et al. A unified single-phase clocking scheme for VLSI systems , 1990 .
[5] W.C. Miller,et al. Woodchuck: a low-level synthesizer for dynamic pipelined DSP arithmetic logic blocks , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.
[6] R. Grondin,et al. Dynamic computational blocks for bit-level systolic arrays , 1994 .
[7] Christer Svensson,et al. High-speed CMOS circuit technique , 1989 .
[8] James Christopher. Czilli. BiCMOS technology and some applications in high performance arithmetic structures. , 1994 .