Modeling of electromigration in through-silicon-via based 3D IC

Electromigration (EM) is a critical problem for interconnect reliability of modern IC design, especially as the feature size becomes smaller. In 3D IC technology, the EM problem becomes more severe due to drastic dimension mismatches between metal wires, through-silicon-vias (TSVs), and landing pads. Meanwhile, the thermo-mechanical stress due to TSV can further interact with EM and shorten the lifetime of the structure. However, there is very little study on EM issues with respect to TSV for 3D ICs. In this paper, we perform detailed and systematic studies on: (1) EM lifetime modeling of TSV structure, (2) impact of TSV stress on EM lifetime of BEOL wires, and (3) EM-robust design guidelines for TSV-based 3D ICs. Our results show EM-induced lifetime of TSV structure and neighboring wire largely depend on the TSV-induced stress. Also, lifetime of a wire can vary significantly depending on the relative position with the nearby TSV.

[1]  Reiner Kirchheim,et al.  Stress and electromigration in Al-lines of integrated circuits , 1992 .

[2]  M. Pedram,et al.  Non-uniform chip-temperature dependent signal integrity , 2001, 2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184).

[3]  Hung-Ming Chen,et al.  Current calculation on VLSI signal interconnects , 2005, Sixth international symposium on quality electronic design (isqed'05).

[4]  J. Black.  Mass transport of aluminum by momentum exchange with conducting electrons , 1967, 2005 IEEE International Reliability Physics Symposium, 2005. Proceedings. 43rd Annual..

[5]  Jens Lienig,et al.  Electromigration-aware physical design of integrated circuits , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.

[6]  X. Federspiel,et al.  Stress-induced electromigration backflow effect in copper interconnects , 2006, IEEE Transactions on Device and Materials Reliability.

[7]  Yong Liu,et al.  3D Modeling of Electromigration Combined with Thermal-Mechanical Effect for IC Device and Package , 2007, 2007 International Conference on Thermal, Mechanical and Multi-Physics Simulation Experiments in Microelectronics and Micro-Systems. EuroSime 2007.

[8]  David Z. Pan,et al.  Reliability-aware global routing under thermal considerations , 2009, 2009 1st Asia Symposium on Quality Electronic Design.

[9]  S. Selberherr,et al.  A Comprehensive TCAD Approach for Assessing Electromigration Reliability of Modern Interconnects , 2009, IEEE Transactions on Device and Materials Reliability.

[10]  C. Selvanayagam,et al.  Nonlinear Thermal Stress/Strain Analyses of Copper Filled TSV (Through Silicon Via) and Their Flip-Chip Microbumps , 2009, IEEE Transactions on Advanced Packaging.

[11]  Suk-kyu Ryu,et al.  Thermo-mechanical reliability of 3-D ICs containing through silicon vias , 2009, 2009 59th Electronic Components and Technology Conference.

[12]  Xiaoming Chen,et al.  3D stacked power distribution considering substrate coupling , 2009, 2009 IEEE International Conference on Computer Design.

[13]  W. Nix,et al.  Microstructure Effect on EM-Induced Degradations in Dual Inlaid Copper Interconnects , 2009, IEEE Transactions on Device and Materials Reliability.

[14]  A. Jourdain,et al.  Cu to Cu interconnect using 3D-TSV and wafer to wafer thermocompression bonding , 2010, 2010 IEEE International Interconnect Technology Conference.

[15]  Yong Liu,et al.  Modeling of electromigration of the through silicon via interconnects , 2010, 2010 11th International Conference on Electronic Packaging Technology & High Density Packaging.

[16]  Cher Ming Tan,et al.  Electromigration performance of Through Silicon Via (TSV) - A modeling approach , 2010, Microelectron. Reliab..

[17]  G. Meng,et al.  Electromigration Simulation for Metal Lines , 2010 .

[18]  Siegfried Selberherr,et al.  Physically based models of electromigration: From Black's equation to modern TCAD models , 2010, Microelectron. Reliab..

[19]  G. Beyer,et al.  Electromigration and stress-induced-voiding in dual damascene Cu/low-k interconnects: a complex balance between vacancy and stress gradients , 2010, 2010 IEEE International Reliability Physics Symposium.

[20]  Li Hong Yu,et al.  Design and fabrication of a reliability test chip for 3D-TSV , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).