Methodology of exploring ESL/RTL many-core platforms for developing embedded parallel applications
暂无分享,去创建一个
Chih-Tsun Huang | Liang-Chia Cheng | Jing-Jia Liou | Ting-Shuo Hsu | Tung-Hua Yeh | Juin-Ming Lu | Jyu-Yuan Lai
[1] S. Borkar,et al. An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS , 2008, IEEE Journal of Solid-State Circuits.
[2] S. Lakshmivarahan,et al. Parallel Sorting Algorithms , 1984, Adv. Comput..
[3] David Wentzlaff,et al. Processor: A 64-Core SoC with Mesh Interconnect , 2010 .
[4] G. Amdhal,et al. Validity of the single processor approach to achieving large scale computing capabilities , 1967, AFIPS '67 (Spring).
[5] Miroslaw Malek,et al. Analysis of speedup and communication/computation ratio in multiprocessor systems , 1988, Proceedings. Real-Time Systems Symposium.
[6] Vivek Sarkar,et al. Baring It All to Software: Raw Machines , 1997, Computer.
[7] Henry Hoffmann,et al. The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs , 2002, IEEE Micro.
[8] Saurabh Dighe,et al. A 48-Core IA-32 Processor in 45 nm CMOS Using On-Die Message-Passing and DVFS for Performance and Power Scaling , 2011, IEEE Journal of Solid-State Circuits.
[9] Zhiyi Yu,et al. A 167-Processor Computational Platform in 65 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.
[10] T. Mohsenin,et al. An asynchronous array of simple processors for dsp applications , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.
[11] Ryan W. Apperson,et al. AsAP: A Fine-Grained Many-Core Platform for DSP Applications , 2007, IEEE Micro.