Compiling Packet Programs to Reconfigurable Switches: Theory and Algorithms
暂无分享,去创建一个
Gábor Rétvári | Costin Raiciu | Erika R. Kovács | Balázs Vass | C. Raiciu | G. Rétvári | Bálazs Vass
[1] Jennifer Rexford,et al. HULA: Scalable Load Balancing Using Programmable Data Planes , 2016, SOSR.
[2] Nate Foster,et al. Composing Dataplane Programs with μP4 , 2020, SIGCOMM.
[3] Anirudh Sivaraman,et al. Switch Code Generation Using Program Synthesis , 2020, SIGCOMM.
[4] George Varghese,et al. P4: programming protocol-independent packet processors , 2013, CCRV.
[5] Fernando Pedone,et al. Paxos Made Switch-y , 2015, CCRV.
[6] Minlan Yu,et al. SilkRoad: Making Stateful Layer-4 Load Balancing Fast and Cheap Using Switching ASICs , 2017, SIGCOMM.
[7] David S. Johnson,et al. Computers and Intractability: A Guide to the Theory of NP-Completeness , 1978 .
[8] George Varghese,et al. Compiling Packet Programs to Reconfigurable Switches , 2015, NSDI.
[9] Henrik I. Christensen,et al. Approximation and online algorithms for multidimensional bin packing: A survey , 2017, Comput. Sci. Rev..
[10] Minlan Yu,et al. Lyra: A Cross-Platform Language and Compiler for Data Plane Programming on Heterogeneous ASICs , 2020, SIGCOMM.