Separated Precharge Sensing Amplifier for Deep Submicrometer MTJ/CMOS Hybrid Logic Circuits

Magnetic tunnel junction (MTJ) embedded in complementary metal-oxide-semiconductor (CMOS) has been considered as one of the potentially powerful solutions to build up nonvolatile memory and logic circuits. It possesses many intrinsic merits, such as high speed, instant on/off, good scalability and low-leakage power, and promises to extend the Moore's law. A critical issue in this hybrid MTJ/CMOS structure is the reliable integration of MTJ electric signals to CMOS electronics, especially for the deep submicrometer technology nodes (e.g., 28 nm) in presence of low supply voltage and serious process variations. In this paper, we propose a new sensing amplifier, named separated precharge sense amplifier. This circuit, by separating the discharging and evaluation stages of the sensing operation, can operate at a lower supply voltage (<;1.0 V) and reduces the effects of process variations as technology scales, thereby providing higher sensing reliability compared with the previously proposed solutions while preserving the high-speed and low-power consumption. Transient and Monte-Carlo statistical simulations are performed to demonstrate its sensing performance.

[1]  Weisheng Zhao,et al.  High Speed, High Stability and Low Power Sensing Amplifier for MTJ/CMOS Hybrid Logic Circuits , 2009, IEEE Transactions on Magnetics.

[2]  Yiran Chen,et al.  The Prospect of STT-RAM Scaling From Readability Perspective , 2012, IEEE Transactions on Magnetics.

[3]  J. C. Sloncxewski Current-driven excitation of magnetic multilayers , 2003 .

[4]  Weisheng Zhao,et al.  Compact Modeling of Perpendicular-Anisotropy CoFeB/MgO Magnetic Tunnel Junctions , 2012, IEEE Transactions on Electron Devices.

[5]  Yiran Chen,et al.  STT-RAM Cell Optimization Considering MTJ and CMOS Variations , 2011, IEEE Transactions on Magnetics.

[6]  E. Belhaire,et al.  Evaluation of a Non-Volatile FPGA based on MRAM technology , 2006, 2006 IEEE International Conference on IC Design and Technology.

[7]  W. Black,et al.  Programmable logic using giant-magnetoresistance and spin-dependent tunneling devices (invited) , 2000 .

[8]  M D Rossell,et al.  Reversible electric control of exchange bias in a multiferroic field-effect device. , 2010, Nature materials.

[9]  Gregory S. Snider,et al.  ‘Memristive’ switches enable ‘stateful’ logic operations via material implication , 2010, Nature.

[10]  R. W. Dave,et al.  A 4-Mb toggle MRAM based on a novel bit and switching method , 2005, IEEE Transactions on Magnetics.

[11]  H. Ohno,et al.  Current-Driven Magnetization Switching in CoFeB/MgO/CoFeB Magnetic Tunnel Junctions , 2005, INTERMAG 2006 - IEEE International Magnetics Conference.

[12]  Yi Gang,et al.  A High-Reliability, Low-Power Magnetic Full Adder , 2011, IEEE Transactions on Magnetics.

[13]  A. Fert,et al.  The emergence of spin electronics in data storage. , 2007, Nature materials.

[14]  Matthias Wuttig,et al.  Towards a universal memory? , 2005, Nature materials.

[15]  Yong-Bin Kim,et al.  A low-offset high-speed double-tail dual-rail dynamic latched comparator , 2010, GLSVLSI '10.

[16]  S. Yuasa,et al.  Giant room-temperature magnetoresistance in single-crystal Fe/MgO/Fe magnetic tunnel junctions , 2004, Nature materials.

[17]  Eisse Mensink,et al.  A Low-Offset Double-Tail Latch-Type Voltage Sense Amplifier , 2007 .

[18]  Takahiro Hanyu,et al.  TMR-Based Logic-in-Memory Circuit for Low-Power VLSI , 2004, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[19]  B. Dieny,et al.  Thermally assisted switching in exchange-biased storage layer magnetic tunnel junctions , 2004, IEEE Transactions on Magnetics.

[20]  Jacques-Olivier Klein,et al.  Failure and reliability analysis of STT-MRAM , 2012, Microelectron. Reliab..