Hardware Architecture for List SC Decoding of Polar Codes

We present a hardware architecture and algorithmic improvements for list SC decoding of polar codes. More specifically, we show how to completely avoid copying of the likelihoods, which is algorithmically the most cumbersome part of list SC decoding. The hardware architecture was synthesized for a blocklength of N = 1024 bits and list sizes L = 2, 4 using a UMC 90nm VLSI technology. The resulting decoder can achieve a coded throughput of 181 Mbps at a frequency of 459 MHz.

[1]  Alptekin Pamuk,et al.  An FPGA implementation architecture for decoding of polar codes , 2011, 2011 8th International Symposium on Wireless Communication Systems.

[2]  Keshab K. Parhi,et al.  Low-Latency Sequential and Overlapped Architectures for Successive Cancellation Polar Decoder , 2013, IEEE Transactions on Signal Processing.

[3]  K. Niu,et al.  Stack decoding of polar codes , 2012 .

[4]  Warren J. Gross,et al.  A Semi-Parallel Successive-Cancellation Decoder for Polar Codes , 2013, IEEE Transactions on Signal Processing.

[5]  Keshab K. Parhi,et al.  Reduced-latency SC polar decoder architectures , 2012, 2012 IEEE International Conference on Communications (ICC).

[6]  Kai Chen,et al.  Improved Successive Cancellation Decoding of Polar Codes , 2012, IEEE Transactions on Communications.

[7]  K. Niu,et al.  List successive cancellation decoding of polar codes , 2012 .

[8]  Alexander Vardy,et al.  Hardware architectures for successive cancellation decoding of polar codes , 2010, 2011 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP).