Scheduling of Partitioned Regular Algorithms on Processor Arravs with

A single integer hear programming model for optimally scheduling partitioned regular algorithms is presented. The herein presented methodology differs from existing methods in the following capabilities: 1) Not only constraints on the number of uvailable processors and communication capabilities are taken into account, but also processor caches and constraints on the size of available memories are modeled and taken into account in the optimization model. 2) Diferent types of processors can be handled. 3) The size of the optimization model (number of integer variables) is independent of the size of ihe tiles to be executed. Hence, 4) the number of integer variables in the optimization moder' is greatly reduced such that problems of relevant size can be solved in practical execution time.

[1]  Alice C. Parker,et al.  The high-level synthesis of digital systems , 1990, Proc. IEEE.

[2]  Jean-Marc Delosme,et al.  Optimization of Computation Time for Systolic Arrays , 1992, IEEE Trans. Computers.

[3]  Lothar Thiele,et al.  On the design of piecewise regular processor arrays , 1989, IEEE International Symposium on Circuits and Systems,.

[4]  Yu-Chin Hsu,et al.  A formal approach to the scheduling problem in high level synthesis , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Yves Robert,et al.  Constructive Methods for Scheduling Uniform Loop Nests , 1994, IEEE Trans. Parallel Distributed Syst..

[6]  Jürgen Teich,et al.  Partitioning of processor arrays: a piecewise regular approach , 1993, Integr..

[7]  David S. Johnson,et al.  Computers and Intractability: A Guide to the Theory of NP-Completeness , 1978 .

[8]  Yves Robert,et al.  Resource-constrained scheduling of partitioned algorithms on processor arrays , 1996, Integr..

[9]  Sun-Yuan Kung,et al.  Scheduling partitioned algorithms on processor arrays with limited communication supports , 1993, Proceedings of International Conference on Application Specific Array Processors (ASAP '93).

[10]  L. Thiele,et al.  Synthesis methods for domain-specific multiprocessor systems including memory design , 1993, Proceedings of IEEE Workshop on VLSI Signal Processing.

[11]  Mohamed I. Elmasry,et al.  Global optimization approach for architectural synthesis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..