Investigations on immunity of interfaces between intelligent media processor and DDR3 SDRAM memory

Abstract Due to the complexity of IC, electromagnetic immunity plays a critical role towards evaluating the EMC performance to avoid the high cost of redesign. This paper focuses on the Direct Power Injection (DPI) immunity of processor chips with different external double data rate3 (DDR3) synchronous dynamic random access memory (SDRAM) in consumer electronics. To complete the DPI test, a test board complying with the standard IEC62132-4 and a dedicated test code have been designed. The effect of DC power injection interference on same DDR model but different DDR pins and the same DDR pin but different DDR models were analysed, the results can be used to locate the system-level EMC issues and optimize the design.

[1]  T.H. Hubing,et al.  The Electromagnetic Compatibility of Integrated Circuits—Past, Present, and Future , 2009, IEEE Transactions on Electromagnetic Compatibility.

[2]  Jongsun Kim,et al.  A fast-locking harmonic-free digital DLL for DDR3 and DDR4 SDRAMs , 2017, IEICE Electron. Express.

[3]  Andrea Lavarda,et al.  Enhancement of the DPI method for IC immunity characterization , 2017, 2017 11th International Workshop on the Electromagnetic Compatibility of Integrated Circuits (EMCCompo).

[4]  Richard Perdriau,et al.  Immunity Modeling of Integrated Circuits: An Industrial Case , 2010, IEICE Trans. Commun..

[5]  Richard Perdriau,et al.  An Industry-Compliant Immunity Modeling Technique for Integrated Circuits , 2009 .