Design of A Transformer-Based Reconfigurable Digital Polar Doherty Power Amplifier Fully Integrated in Bulk CMOS

This paper presents a digital polar Doherty power amplifier (PA) fully integrated in a 65 nm bulk CMOS process. It achieves +27.3 dBm peak output power and 32.5% peak PA drain efficiency at 3.82 GHz and 3.60 GHz, respectively. The proposed digital Doherty PA architecture optimizes the cooperation of the main and auxiliary amplifiers and achieves superior back-off efficiency enhancement (a maximum 47.9% improvement versus the corresponding Class-B operation). This digital intensive architecture also allows in-field PA reconfigurability which both provides robust PA operation against antenna mismatches and allows flexible trade-off optimization on PA efficiency and linearity. Transformer-based passives are employed as the Doherty input and output networks. The input 90 ° signal splitter is realized by a 6-port folded differential transformer structure. The active Doherty load modulation and power combining at the PA output are achieved by two transformers in a parallel configuration. These transformer-based passives ensure an ultra-compact PA design (2.1 mm 2) and broad bandwidth (24.9% for -1 dB P out bandwidth). Measurement with 1 MSym/s QPSK signal shows 3.5% rms EVM with +23.5 dBm average output power and 26.8% PA drain efficiency. Measurement with 16-QAM signal exhibits the PA's flexibility on optimizing efficiency and linearity.

[1]  Piet Wambacq,et al.  A 54–69.3 GHz dual-band VCO with differential hybrid coupler for quadrature generation , 2013, 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[2]  Ali Hajimiri,et al.  An octave-range watt-level fully integrated CMOS switching power mixer array for linearization and back-off efficiency improvement , 2009, ISSCC 2009.

[3]  P. Asbeck,et al.  Current mode class-D power amplifiers for high efficiency RF applications , 2001, 2001 IEEE MTT-S International Microwave Sympsoium Digest (Cat. No.01CH37157).

[4]  Po-Chih Wang,et al.  A 2.4GHz Fully Integrated Transmitter Front End with +26.5-dBm On-Chip CMOS Power Amplifier , 2007, 2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium.

[5]  Hua Wang,et al.  Antenna Impedance Variation Compensation by Exploiting a Digital Doherty Power Amplifier Architecture , 2015, IEEE Transactions on Microwave Theory and Techniques.

[6]  Bumman Kim,et al.  Optimum operation of asymmetrical-cells-based linear Doherty power Amplifiers-uneven power drive and power matching , 2005, IEEE Transactions on Microwave Theory and Techniques.

[7]  Hua Wang,et al.  A CMOS Broadband Power Amplifier With a Transformer-Based High-Order Output Matching Network , 2010, IEEE Journal of Solid-State Circuits.

[8]  Vladimir Molata,et al.  17.6 Envelope modulator for multimode transmitters with AC-coupled multilevel regulators , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[9]  Peter M. Asbeck,et al.  A CMOS dual-switching power-supply modulator with 8% efficiency improvement for 20MHz LTE Envelope Tracking RF power amplifiers , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[10]  S. Moloudi,et al.  The Outphasing RF Power Amplifier: A Comprehensive Analysis and a Class-B CMOS Realization , 2013, IEEE Journal of Solid-State Circuits.

[11]  Michael Murray. Elliott.  Single sideband transmission by envelope elimination and restoration. , 1953 .

[12]  Ali Hajimiri,et al.  An Octave-Range, Watt-Level, Fully-Integrated CMOS Switching Power Mixer Array for Linearization and Back-Off-Efficiency Improvement , 2009, IEEE Journal of Solid-State Circuits.

[13]  W. H. Doherty.  A New High Efficiency Power Amplifier for Modulated Waves , 1936 .

[14]  D.J. Allstot,et al.  A Class-G Supply Modulator and Class-E PA in 130 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[15]  A. Scuderi,et al.  A 25 dBm Digitally Modulated CMOS Power Amplifier for WCDMA/EDGE/OFDM With Adaptive Digital Predistortion and Efficient Power Control , 2009, IEEE Journal of Solid-State Circuits.

[16]  D. C. Cox,et al.  Improving the Power-Added Efficiency of FET Amplifiers Operating with Varying-Envelope Signals , 1983 .

[17]  S. C. Cripps,et al.  RF Power Amplifiers for Wireless Communications , 1999 .

[18]  Jan Craninckx,et al.  A CMOS IQ Digital Doherty Transmitter using modulated tuning capacitors , 2012, 2012 Proceedings of the ESSCIRC (ESSCIRC).

[19]  Gang Liu,et al.  Fully Integrated CMOS Power Amplifier With Efficiency Enhancement at Power Back-Off , 2008, IEEE Journal of Solid-State Circuits.

[20]  J. Paramesh,et al.  A 90-nm CMOS Doherty power amplifier with minimum AM-PM distortion , 2006, IEEE Journal of Solid-State Circuits.

[21]  Bumman Kim,et al.  Complementary metal-oxide semiconductor doherty power amplifier based on voltage combining method , 2013 .

[22]  Hua Wang,et al.  A fully differential ultra-compact broadband transformer based quadrature generation scheme , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.

[23]  Amirpouya Kavousian,et al.  A Digitally Modulated Polar CMOS Power Amplifier With a 20-MHz Channel Bandwidth , 2008, IEEE Journal of Solid-State Circuits.

[24]  Bumman Kim,et al.  The Doherty Power Amplifier With On-Chip Dynamic Bias Control Circuit for Handset Application , 2007, IEEE Transactions on Microwave Theory and Techniques.

[25]  C.S. Park,et al.  An intelligent power amplifier MMIC using a new adaptive bias control circuit for W-CDMA applications , 2004, IEEE Journal of Solid-State Circuits.

[26]  Patrick Reynaert,et al.  Transformer-Based Uneven Doherty Power Amplifier in 90 nm CMOS for WLAN Applications , 2012, IEEE Journal of Solid-State Circuits.

[27]  Yanjie Wang,et al.  A Transformer-Based Broadband Front-End Combo in Standard CMOS , 2012, IEEE Journal of Solid-State Circuits.

[28]  Hua Wang,et al.  A +27.3dBm transformer-based digital Doherty polar power amplifier fully integrated in bulk CMOS , 2014, 2014 IEEE Radio Frequency Integrated Circuits Symposium.

[29]  Gang Liu,et al.  A 5.8 GHz 1 V Linear Power Amplifier Using a Novel On-Chip Transformer Power Combiner in Standard 90 nm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[30]  Anding Zhu,et al.  Digital Predistortion for Envelope-Tracking Power Amplifiers Using Decomposed Piecewise Volterra Series , 2008, IEEE Transactions on Microwave Theory and Techniques.

[31]  Yorgos Palaskas,et al.  A Flip-Chip-Packaged 25.3 dBm Class-D Outphasing Power Amplifier in 32 nm CMOS for WLAN Application , 2011, IEEE Journal of Solid-State Circuits.

[32]  P. Reynaert,et al.  A 1.75-GHz polar modulated CMOS RF power amplifier for GSM-EDGE , 2005, IEEE Journal of Solid-State Circuits.

[33]  N. Wongkomet,et al.  A 1.7GHz 1.5W CMOS RF Doherty Power Amplifier for Wireless Communications , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[34]  K. Muhammad,et al.  All-digital PLL and transmitter for mobile phones , 2005, IEEE Journal of Solid-State Circuits.

[35]  Dongsu Kim,et al.  Envelope-Tracking CMOS Power Amplifier Module for LTE Applications , 2013, IEEE Transactions on Microwave Theory and Techniques.

[36]  Yan Li,et al.  High-Efficiency Silicon-Based Envelope-Tracking Power Amplifier Design With Envelope Shaping for Broadband Wireless Applications , 2013, IEEE Journal of Solid-State Circuits.

[37]  Andrei Grebennikov,et al.  High-Efficiency Doherty Power Amplifiers: Historical Aspect and Modern Trends , 2012, Proceedings of the IEEE.

[38]  Yongchae Jeong,et al.  CMOS Doherty Amplifier With Variable Balun Transformer and Adaptive Bias Control for Wireless LAN Application , 2014, IEEE Journal of Solid-State Circuits.

[39]  W. McFarland,et al.  An IC for linearizing RF power amplifiers using envelope elimination and restoration , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[40]  R. C. Frye,et al.  A 2-GHz quadrature hybrid implemented in CMOS technology , 2003 .

[41]  R. A. Hadaway,et al.  Monolithic transformers for silicon RF IC design , 1998, Proceedings of the 1998 Bipolar/BiCMOS Circuits and Technology Meeting (Cat. No.98CH36198).

[42]  Jangheon Kim,et al.  Power Efficiency and Linearity Enhancement Using Optimized Asymmetrical Doherty Power Amplifiers , 2011, IEEE Transactions on Microwave Theory and Techniques.

[43]  H. Chireix.  High Power Outphasing Modulation , 1935, Proceedings of the Institute of Radio Engineers.

[44]  Patrick Reynaert,et al.  Analysis and Optimization of Transformer-Based Power Combining for Back-Off Efficiency Enhancement , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[45]  Ali M. Niknejad,et al.  An Efficient Mixed-Signal 2.4-GHz Polar Power Amplifier in 65-nm CMOS Technology , 2011, IEEE Journal of Solid-State Circuits.

[46]  Shoji Otaka,et al.  A 2.4 GHz CMOS Doherty power amplifier with dynamic biasing scheme , 2012, 2012 IEEE Asian Solid State Circuits Conference (A-SSCC).

[47]  Baher Haroun,et al.  A 25 dBm outphasing power amplifier with novel non-isolated combining network , 2014, 2014 IEEE Radio Frequency Integrated Circuits Symposium.

[48]  Ali Hajimiri,et al.  Distributed active transformer-a new power-combining and impedance-transformation technique , 2002 .

[49]  Chang-Ho Lee,et al.  A High-Power and Highly Linear CMOS Switched Capacitor , 2010, IEEE Microwave and Wireless Components Letters.

[50]  Songcheol Hong,et al.  A fully integrated dual-mode CMOS power amplifier for WCDMA applications , 2012, 2012 IEEE International Solid-State Circuits Conference.

[51]  Lawrence E. Larson,et al.  Linearized Dual-Band Power Amplifiers With Integrated Baluns in 65 nm CMOS for a 2$\, \times \,$2 802.11n MIMO WLAN SoC , 2010, IEEE Journal of Solid-State Circuits.

[52]  Patrick Reynaert,et al.  E-band transformer-based Doherty power amplifier in 40 nm CMOS , 2014, 2014 IEEE Radio Frequency Integrated Circuits Symposium.

[53]  Ali M. Niknejad,et al.  A fully-integrated efficient CMOS inverse Class-D power amplifier for digital polar transmitters , 2012, 2011 IEEE Radio Frequency Integrated Circuits Symposium.

[54]  Shoji Otaka,et al.  A +30.5 dBm CMOS Doherty power amplifier with reliability enhancement technique , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[55]  Eiji Yoshida,et al.  A 1.95 GHz Fully Integrated Envelope Elimination and Restoration CMOS Power Amplifier Using Timing Alignment Technique for WCDMA and LTE , 2014, IEEE Journal of Solid-State Circuits.

[56]  Gabriel M. Rebeiz,et al.  A 90–100-GHz 4 $\times$ 4 SiGe BiCMOS Polarimetric Transmit/Receive Phased Array With Simultaneous Receive-Beams Capabilities , 2013, IEEE Transactions on Microwave Theory and Techniques.