RF Built-in Self Test of a Wireless Transmitter

RF frequency synthesizers and transmitters for wireless system-on-chips have recently migrated to low-cost deep-submicrometer CMOS processes that facilitate all-digital implementations. In addition to all the benefits of lower power, lower silicon cost, reduced board area, and improved performance that the scaled CMOS integration entails, the testing costs for RF performance and wireless standard compliance could also be drastically reduced. In this brief, we propose a built-in self test (BIST) method, which is based on the premise that the internal frequency synthesizer and transmitter signals are in digital format allowing for digital signal processing to ascertain the RF performance without external test equipment. With the RF BIST capability, millions of SoCs can be calibrated and tested in a production environment using a low cost digital tester while benefiting from increased test coverage and reduced test time and cost. The presented techniques have been successfully implemented in two generations of commercial digital RF processors: 130-nm Bluetooth and 90-nm GSM single-chip radios

[1]  R.B. Staszewski,et al.  Built-in self testing (BIST) of RF performance in a system-on-chip (SoC) , 2005, 2005 IEEE Dallas/CAS Workshop on Architecture, Circuits and Implementtation of SOCs.

[2]  Ching-Che Chung,et al.  An all-digital phase-locked loop for high-speed clock generation , 2003 .

[3]  Poras T. Balsara,et al.  Digitally controlled oscillator (DCO)-based architecture for RF frequency synthesis in a deep-submicrometer CMOS Process , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[4]  Jin-Sheng Wang,et al.  A PVT tolerant 0.18MHz to 600MHz self-calibrated digital PLL in 90nm CMOS process , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[5]  Poras T. Balsara,et al.  Phase-domain all-digital phase-locked loop , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[6]  C. G. Sodini,et al.  A 2.5-Mb/s GFSK 5.0-Mb/s 4-FSK automatically calibrated /spl Sigma/-/spl Delta/ frequency synthesizer , 2002 .

[7]  M. Takamiya,et al.  On-chip jitter-spectrum-analyzer for high-speed digital designs , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[8]  K. Muhammad,et al.  All-digital PLL and transmitter for mobile phones , 2005, IEEE Journal of Solid-State Circuits.

[9]  Mani Soma,et al.  An all-digital built-in self-test for high-speed phase-locked loops , 2001 .

[10]  O. Moreira-Tamayo,et al.  All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS , 2004, IEEE Journal of Solid-State Circuits.