Composable thermal modeling and simulation for architecture-level thermal designs of multicore microprocessors

Efficient temperature estimation is vital for designing thermally efficient, lower power and robust integrated circuits in nanometer regime. Thermal simulation based on the detailed thermal structures no longer meets the demanding tasks for efficient design space exploration. The compact and composable model-based simulation provides a viable solution to this difficult problem. However, building such thermal models from detailed thermal structures was not well addressed in the past. In this article, we propose a new compact thermal modeling technique, called ThermComp, standing for thermal modeling with composable modules. ThermComp can be used for fast thermal design space exploration for multicore microprocessors. The new approach builds the composable model from detailed structures for each basic module using the finite difference method and reduces the model complexity by the sampling-based model order reduction technique. These composable models are then used to assemble different multicore architecture thermal models and realized into SPICE-like netlists. The resulting thermal models can be simulated by the general circuit simulator SPICE. ThermComp tries to preserve the accuracy of fine-grained models with the speed of coarse-grained models. Experimental results on a number of multicore microprocessor architectures show the new approach can easily build accurate thermal systems from compact composable models for fast architecture thermal analysis and optimization and is much faster than the existing HotSpot method with similar accuracy.

[1]  Luís Miguel Silveira,et al.  Poor man's TBR: a simple model reduction scheme , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[2]  Sheldon X.-D. Tan,et al.  Architecture-Level Thermal Characterization for Multicore Microprocessors , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Jack Dongarra,et al.  Templates for the Solution of Algebraic Eigenvalue Problems , 2000, Software, environments, tools.

[4]  Sheldon X.-D. Tan,et al.  Parameterized transient thermal behavioral modeling for chip multiprocessors , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[5]  Margaret Martonosi,et al.  Dynamic thermal management for high-performance microprocessors , 2001, Proceedings HPCA Seventh International Symposium on High-Performance Computer Architecture.

[6]  Li Shang,et al.  ISAC: Integrated Space-and-Time-Adaptive Chip-Package Thermal Analysis , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  M. Rencz,et al.  Boundary condition independent dynamic compact models of packages and heat sinks from thermal transient measurements , 2003, Proceedings of the 5th Electronics Packaging Technology Conference (EPTC 2003).

[8]  Athanasios C. Antoulas,et al.  Approximation of Large-Scale Dynamical Systems , 2005, Advances in Design and Control.

[9]  M. N. Özişik,et al.  Finite Difference Methods in Heat Transfer , 2017 .

[10]  H. Vinke,et al.  A novel approach for the thermal characterization of electronic parts , 1995, Proceedings of 1995 IEEE/CPMT 11th Semiconductor Thermal Measurement and Management Symposium (SEMI-THERM).

[11]  Margaret Martonosi,et al.  Wattch: a framework for architectural-level power analysis and optimizations , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).

[12]  Athanasios C. Antoulas,et al.  Approximation of Large-Scale Dynamical Systems (Advances in Design and Control) (Advances in Design and Control) , 2005 .

[13]  Bartosz Maj,et al.  A structure oriented compact thermal model for multiple heat source ASICs , 2005, Microelectron. J..

[14]  A. Morelli,et al.  Thermal transient modeling and experimental validation in the European project PROFIT , 2004, IEEE Transactions on Components and Packaging Technologies.

[15]  Sheldon X.-D. Tan,et al.  Full-chip runtime error-tolerant thermal estimation and prediction for practical thermal management , 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[16]  Gerhard Wachutka,et al.  Rigorous model and network for transient thermal problems , 2002 .

[17]  Sheldon X.-D. Tan,et al.  Compact Modeling of Interconnect Circuits over Wide Frequency Band by Adaptive Complex-Valued Sampling Method , 2012, ACM Trans. Design Autom. Electr. Syst..

[18]  Sheldon X.-D. Tan,et al.  Parameterized transient thermal behavioral modeling for chip multiprocessors , 2008, ICCAD 2008.

[19]  Bart Vandevelde,et al.  A generic methodology for deriving compact dynamic thermal models, applied to the PSGA package , 1998, IEEE Transactions on Components, Packaging, and Manufacturing Technology: Part A.

[20]  J. Peraire,et al.  Balanced Model Reduction via the Proper Orthogonal Decomposition , 2002 .

[21]  Stephen H. Gunther,et al.  Managing the Impact of Increasing Microprocessor Power Consumption , 2001 .

[22]  Kevin Skadron,et al.  Temperature-aware microarchitecture , 2003, ISCA '03.

[23]  P. Maffezzoni,et al.  Boundary condition independent compact models of dynamic thermal networks with many heat sources , 2006, Thermal and Thermomechanical Proceedings 10th Intersociety Conference on Phenomena in Electronics Systems, 2006. ITHERM 2006..

[24]  Shahin Nazarian,et al.  Thermal Modeling, Analysis, and Management in VLSI Circuits: Principles and Methods , 2006, Proceedings of the IEEE.

[25]  A. Iserles A First Course in the Numerical Analysis of Differential Equations: Stiff equations , 2008 .

[26]  Kevin Skadron,et al.  HotSpot: a compact thermal modeling methodology for early-stage VLSI design , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[27]  Paolo Maffezzoni,et al.  An Arnoldi based thermal network reduction method for electro-thermal analysis , 2003 .

[28]  Laxmi N. Bhuyan,et al.  Understanding Power Efficiency of TCP/IP Packet Processing over 10GbE , 2010, 2010 18th IEEE Symposium on High Performance Interconnects.

[29]  Sung-Mo Kang,et al.  Electrothermal Analysis of VLSI Systems , 2000 .

[30]  Kevin Skadron,et al.  CMP design space exploration subject to physical constraints , 2006, The Twelfth International Symposium on High-Performance Computer Architecture, 2006..

[31]  Sheldon X.-D. Tan,et al.  Advanced Model Order Reduction Techniques in VLSI Design , 2007 .

[32]  Charlie Chung-Ping Chen,et al.  3-D Thermal-ADI: a linear-time chip level transient thermal simulator , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[33]  Kevin Skadron,et al.  Compact thermal modeling for temperature-aware design , 2004, Proceedings. 41st Design Automation Conference, 2004..

[34]  Laxmi N. Bhuyan,et al.  A new server I/O architecture for high speed networks , 2011, 2011 IEEE 17th International Symposium on High Performance Computer Architecture.

[35]  Hai Zhou,et al.  Parallel CAD: Algorithm Design and Programming Special Section Call for Papers TODAES: ACM Transactions on Design Automation of Electronic Systems , 2010 .

[36]  John L. Henning SPEC CPU2000: Measuring CPU Performance in the New Millennium , 2000, Computer.