Low-power design methodology for Gbit/s bipolar LSIs

A low-power Gbit/s operating bipolar standard cell LSI design methodology is described. It features a performance-driven layout, highly accurate static timing analysis, and CAD-based optimization for power dissipation. A 5.6-k-gate SDH signal-processing LSI operates at 1.6 Gbit/s with only 3.9 W power consumption.

[1]  Mark Horowitz,et al.  Signal Delay in RC Tree Networks , 1983, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Y. Yamabayashi,et al.  High-speed regenerator section terminating LSIs , 1993 .

[3]  Keiichi Koike,et al.  High speed regenerator-section terminating LSI operating up to 2.5 Gbit/s using 0.5 mu m Si bipolar standard-cell technology , 1995 .

[4]  Ikuo Harada,et al.  A Global Router Optimizing Timing and Area for High-Speed Bipolar LSI's , 1994, 31st Design Automation Conference.

[5]  H. Ichino,et al.  0.5-/spl mu/m bipolar technology using a new base formation method: SST1C , 1993, 1993 Proceedings of IEEE Bipolar/BiCMOS Circuits and Technology Meeting.

[6]  K. Kawai,et al.  A design methodology of bipolar standard cell LSIs for Gbit/s signal processing , 1993, 1993 Proceedings of IEEE Bipolar/BiCMOS Circuits and Technology Meeting.