1A Systematic Transaction-level Modeling for Co-simulation of SoC