Towards Rapid Dynamic Partial Reconfiguration in Video-Based Driver Assistance Systems

Using dynamically reconfigurable hardware is useful especially when a high degree of flexibility is demanded and the application requires inherent parallelism to achieve real-time constraints. Depending on various driving conditions different algorithms have to be used for video processing. These different algorithms require different hardware accelerator engines, which are loaded into the AutoVision chip at run-time of the system. The novelties presented in this paper are the determination of the maximum frequency for dynamic partial reconfiguration of Xilinx Virtex-II Pro, Virtex-4 and Virtex-5 devices and a modified overclocked version of the ICAP controller. In addition an online verification approach is presented that can determine configuration errors that might be caused by configuring a device above the specified frequencies. This results in a reconfiguration throughput which is three times higher than the maximum throughput specified by Xilinx.

[1]  Bin Zhang,et al.  A multi-platform controller allowing for maximum Dynamic Partial Reconfiguration throughput , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[2]  Walter Stechele,et al.  Optimizing the SUSAN corner detection algorithm for a high speed FPGA implementation , 2009, 2009 International Conference on Field Programmable Logic and Applications.

[3]  Walter Stechele,et al.  High performance FPGA based optical flow calculation using the census transformation , 2009, 2009 IEEE Intelligent Vehicles Symposium.

[4]  Lars Braun,et al.  Physical Configuration On-Line Visualization of Xilinx Virtex-II FPGAs , 2007, IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07).

[5]  Jérémie Crenne,et al.  Ultra-Fast Downloading of Partial Bitstreams through Ethernet , 2009, ARCS.

[6]  Walter Stechele,et al.  Autovision – A Run-time Reconfigurable MPSoC Architecture for Future Driver Assistance Systems (Autovision – Eine zur Laufzeit rekonfigurierbare MPSoC Architektur für zukünftige Fahrerassistenzsysteme) , 2007, it Inf. Technol..

[7]  Axel Jantsch,et al.  Run-time Partial Reconfiguration speed investigation and architectural design space exploration , 2009, 2009 International Conference on Field Programmable Logic and Applications.

[8]  Jean-Didier Legat,et al.  An Evaluation of Dynamic Partial Reconfiguration for Signal and Image Processing in Professional Electronics Applications , 2008, EURASIP J. Embed. Syst..

[9]  Zehang Sun,et al.  On-road vehicle detection: a review , 2006, IEEE Transactions on Pattern Analysis and Machine Intelligence.

[10]  Mark Jones,et al.  Metawire: Using FPGA configuration circuitry to emulate a Network-on-Chip , 2008, FPL.