VMOS technology applied to dynamic RAMs
暂无分享,去创建一个
A seven-mask VMOS process has been developed for dynamic RAMs with self-aligned VMOS and planar Al-gate transistors. Using 4 /spl mu/m photolithography, one-transistor cells with a cell size of 150 /spl mu/m/SUP 2/ have been realized. The read signal at the bit line is more than 200 mV. Implementations of a sense amplifier and a word-line driver show that those circuits determine the smallest word and bit line spacing. The paper is concluded by a proposal for a 64K RAM with a chip size of 21 mm/SUP 2/ using 4 /spl mu/m design rules.
[1] A. S. Grove. Physics and Technology of Semiconductor Devices , 1967 .
[2] A. Renninger,et al. A 16K dynamic RAM , 1976, 1976 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[3] R. Losehand,et al. VMOS dynamic RAM , 1978, 1978 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[4] T. Rodgers,et al. VMOS memory technology , 1977, 1977 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.