A 12Gbps all digital low power SerDes transceiver for on-chip networking
暂无分享,去创建一个
[1] Barry K. Gilbert,et al. A 20Gb/s SerDes transmitter with adjustable source impedance and 4-tap feed-forward equalization in 65nm bulk CMOS , 2008, 2008 IEEE Custom Integrated Circuits Conference.
[2] Michael P. Flynn,et al. A 9-Gbit/s Serial Transceiver for On-Chip Global Signaling Over Lossy Transmission Lines , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.
[3] S. Kashiwakura,et al. A 2.5 Gbps - 3.125 Gbps multi-core serial-link transceiver in 0.13 /spl mu/m CMOS , 2004, Proceedings of the 30th European Solid-State Circuits Conference.
[4] K. E. Kuijk,et al. Clocked CMOS Calculator Circuitry , 1973 .
[5] Thomas Krause,et al. A 12.5Gb/s SerDes in 65nm CMOS Using a Baud-Rate ADC with Digital Receiver Equalization and Clock Recovery , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[6] Michael P. Flynn,et al. A 9Gbit/s serial transceiver for on-chip global signaling over lossy transmission lines , 2008, 2008 IEEE Custom Integrated Circuits Conference.
[7] Yehea I. Ismail,et al. A novel variation insensitive clock distribution methodology , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.