For early access sensitive transaction-bound memory
暂无分享,去创建一个
That a pre-access-memory operation causes prevent an abort of a transaction. A local processor receives a prefetch request from a remote processor. A processor determines whether the prefetch request is in conflict with a transaction of the local processor. A processor is responsive to at least one of i) a determination that the local processor has no transaction and ii) a determination that the preliminary access request is not in conflict with a transaction, by providing the requested prefetch data. A processor responsive to a determination that the prefetch request is in conflict with a transaction, by suppressing a processing of the preliminary access request.
[1] Pak-kin Mak,et al. IBM System z10 processor cache subsystem microarchitecture , 2009, IBM J. Res. Dev..