Fast transaction-level dynamic power consumption modelling in priority preemptive wormhole switching networks on chip
暂无分享,去创建一个
[1] Gunar Schirner,et al. Quantitative analysis of the speed/accuracy trade-off in transaction level modeling , 2008, TECS.
[2] Abhijit Ghosh,et al. Methodology for hardware/software co-verification in C/C++ (short paper) , 2000, ASP-DAC '00.
[3] D. Gajski,et al. Transaction Level Modeling in System Level Design , 2003 .
[4] Cristina Silvano,et al. Power estimation for architectural exploration of HW/SW communication on system-level buses , 1999, CODES '99.
[5] Abhijit Ghosh,et al. Methodology for hardware/software co-verification in C/C++ , 2000, Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106).
[6] Fernando Gehm Moraes,et al. HERMES: an infrastructure for low area overhead packet-switching networks on chip , 2004, Integr..
[7] James D. Meindl,et al. Compact distributed RLC interconnect models-Part II: Coupled line transient expressions and peak crosstalk in multilevel networks , 2000 .
[8] Edward A. Lee,et al. Heterogeneous Concurrent Modeling and Design in Java (Volume 2: Ptolemy II Software Architecture) , 2008 .
[9] Ren-Song Tsay,et al. Source-level timing annotation for fast and accurate TLM computation model generation , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).
[10] Luca Benini,et al. Networks on chips - technology and tools , 2006, The Morgan Kaufmann series in systems on silicon.
[11] Daniel Gajski,et al. Transaction level modeling: an overview , 2003, First IEEE/ACM/IFIP International Conference on Hardware/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721).
[12] Arlindo L. Oliveira,et al. Low Overhead Encodings For Reduced Activity In Data And Address Buses , 1999 .
[13] Karam S. Chatha,et al. A power and performance model for network-on-chip architectures , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.
[14] Hoi-Jun Yoo,et al. Low-power network-on-chip for high-performance SoC design , 2006, IEEE Trans. Very Large Scale Integr. Syst..
[15] Ran Ginosar,et al. QNoC: QoS architecture and design process for network on chip , 2004, J. Syst. Archit..
[16] Rung-Bin Lin,et al. Theoretical analysis of bus-invert coding , 2002, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144).
[17] Leandro Soares Indrusiak,et al. Fast and accurate transaction-level model of a wormhole network-on-chip with priority preemptive virtual channel arbitration , 2011, 2011 Design, Automation & Test in Europe.
[18] Trevor N. Mudge,et al. Power: A First-Class Architectural Design Constraint , 2001, Computer.
[19] Mircea R. Stan,et al. Bus-invert coding for low-power I/O , 1995, IEEE Trans. Very Large Scale Integr. Syst..
[20] Gajski,et al. Guest Editors' Introduction: New VLSI Tools , 1983, Computer.
[21] Natalie D. Enright Jerger,et al. Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.