AES Hardware-Software Co-design in WSN

Wireless Sensor Networks (WSNs) present a challenging design space for encryption algorithms. We evaluate hardware, software, and hybrid implementations, including one of our own design, of Advanced Encryption Standard (AES) encryption engines in the context of WSN microcontrollers. We examine the tradeoffs between energy, throughput, memory footprint, and sensor network node lifetime. Our measured results and models show that our fully Quasi Delay-Insensitive, asynchronous AES design, combined with a low-power microcontroller, offers a 60× increase in throughput at 90× less energy per bit over the commercially available TI MSP430 AES WSN hardware. Our hardware AES offers a 30× throughput improvement over its software counterpart, albeit with reduced lifetime. By incorporating power gating and providing dedicated memory resources to the AES engine, hybrid implementations can provide a 6× better throughput and increase the lifetime by 10% over software.

[1]  Vasos Vassiliou,et al.  An Intrusion Detection System for Wireless Sensor Networks , 2017, 2017 24th International Conference on Telecommunications (ICT).

[2]  Patrick Schaumont,et al.  Design and performance testing of a 2.29-GB/s Rijndael processor , 2003, IEEE J. Solid State Circuits.

[3]  Alain J. Martin.  Asynchronous datapaths and the design of an asynchronous adder , 1992, Formal Methods Syst. Des..

[4]  Simon Heron,et al.  Encryption: Advanced Encryption Standard (AES) , 2009 .

[5]  M. Renaudin,et al.  A clock-less low-voltage AES crypto-processor , 2005, Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005..

[6]  Marek A. Perkowski,et al.  EXORCISM-MV-2: minimization of exclusive sum of products expressions for multiple-valued input incompletely specified functions , 1993, [1993] Proceedings of the Twenty-Third International Symposium on Multiple-Valued Logic.

[7]  Alain J. Martin,et al.  ROMantic : Generation and Optimization of Quasi Delay-Insensitive Read-Only Memories , 2002 .

[8]  Jonathan Tse,et al.  ULSNAP: An ultra-low power event-driven microcontroller for sensor network nodes , 2014, Fifteenth International Symposium on Quality Electronic Design.

[9]  Krzysztof Iniewski,et al.  Ultra-low power 90nm 6T SRAM cell for wireless sensor network applications , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[10]  M. Minuth,et al.  SenseBench: toward an accurate evaluation of sensor network processors , 2005, IEEE International. 2005 Proceedings of the IEEE Workload Characterization Symposium, 2005..

[11]  Robert Karmazin,et al.  cellTK: Automated Layout for Asynchronous Circuits with Nonstandard Cells , 2013, 2013 IEEE 19th International Symposium on Asynchronous Circuits and Systems.

[12]  Marc Renaudin,et al.  Asynchronous AES Crypto-Processor including Secured and Optimized Blocks , 2004 .

[13]  Jonathan Tse,et al.  Static Power Reduction Techniques for Asynchronous Circuits , 2010, 2010 IEEE Symposium on Asynchronous Circuits and Systems.

[14]  David A. Wagner,et al.  TinySec: a link layer security architecture for wireless sensor networks , 2004, SenSys '04.

[15]  Vincent Rijmen,et al.  AES implementation on a grain of sand , 2005 .

[16]  Alain J. Martin,et al.  Three generations of asynchronous microprocessors , 2003, IEEE Design & Test of Computers.

[17]  Alain J. Martin.  Compiling communicating processes into delay-insensitive VLSI circuits , 2005, Distributed Computing.

[18]  Andreas Savvides,et al.  Sensor node lifetime analysis: Models and tools , 2009, TOSN.

[19]  Andrew M Lines,et al.  Pipelined Asynchronous Circuits , 1998 .

[20]  Akashi Satoh,et al.  A 10 Gbps full-AES crypto design with a twisted-BDD S-Box architecture , 2002, Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[21]  David Fang,et al.  WIDTH-ADAPTIVE AND NON-UNIFORM ACCESS , 2004 .

[22]  Daeyeon Kim,et al.  The Phoenix Processor: A 30pW platform for sensor applications , 2008, 2008 IEEE Symposium on VLSI Circuits.