Nondestructive readout architecture for a kinetic inductance memory cell
暂无分享,去创建一个
[1] M. Beasley,et al. Kinetic inductance memory cell , 1992, IEEE Transactions on Applied Superconductivity.
[2] William J. Gallagher,et al. Sub‐μm, planarized, Nb‐AlOx‐Nb Josephson process for 125 mm wafers developed in partnership with Si technology , 1991 .
[3] Shuichi Nagasawa,et al. A 4-kbit Josephson nondestructive read-out RAM operated at 580 psec and 6.7 mW , 1991 .
[4] R. Ruby,et al. A simple and robust niobium Josephson junction integrated circuit process , 1991 .
[5] H. Nakagawa,et al. A fully operational 1-kbit variable threshold Josephson RAM , 1990, Digest of Technical Papers., 1990 Symposium on VLSI Circuits.
[6] K. Likharev,et al. Dynamics of Josephson Junctions and Circuits , 1986 .
[7] A. Shoji,et al. An integration of all refractory Josephson logic LSI circuit , 1985 .
[8] E. S. Fang,et al. A Josephson integrated circuit simulator (JSIM) for superconductive electronics application , 1989 .
[9] W. Anacker,et al. Potential of superconductive josephson tunneling technology for ultrahigh performance memories and processors , 1969 .