Multirate digital squarer architectures

By using multirate signal processing, we propose interleaved and pipelined architectures for digital squarers. The hardware implementation of the proposed architectures and their complexity are discussed at the gate level. In comparison to a recently proposed divide-and-conquer squarer architecture, and for the same throughput, our squarer's hardware complexity is approximately 15% less for a 16-bit squarer, and 23% less for a 32-bit squarer.

[1]  Rajeev Jain,et al.  An integrated circuit design for pruned tree-search vector quantization encoding with an off-chip controller , 1992, IEEE Trans. Circuits Syst. Video Technol..

[2]  Vojin G. Oklobdzija,et al.  Efficient realizations of squaring circuit and reciprocal used in adaptive sample rate notch filters , 1996, J. VLSI Signal Process..

[3]  Ganesh Gopalakrishnan,et al.  A fast parallel squarer based on divide-and-conquer , 1997 .

[4]  Ravi Kumar Kolagotla,et al.  VLSI implementation of 350 MHz 0.35 /spl mu/m 8 bit merged squarer , 1998 .

[5]  Chin-Long Wey,et al.  Design of a High-Speed Square Generator , 1998, IEEE Trans. Computers.

[6]  M.J. Schulte,et al.  Combined unsigned and two's complement squarers , 1999, Conference Record of the Thirty-Third Asilomar Conference on Signals, Systems, and Computers (Cat. No.CH37020).

[7]  Fengqi Yu,et al.  Hardware efficient architectures for coupled-form IIR filters , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).