Adaptive multicore scheduling for the LTE uplink

The Long Term Evolution (LTE) is the next generation cellular system of 3GPP, where every subframe (1 millisecond duration), a base station receives information from up to one hundred users. Multicore heterogeneous embedded systems with Digital Signal Processors (DSP) and coprocessors are power efficient solutions which decode the LTE uplink signals and encode the downlink LTE signals in base stations. The LTE Physical Uplink Shared Channel (PUSCH) uses a dynamic algorithm, as its multicore scheduling must be adapted every subframe to the number of transmitting users and to the data rate of the services they require. To solve this particular issue of the dynamic deployment while maintaining low latency, one approach is to find efficient on-the-fly solutions using techniques such as graph generation and scheduling. This approach is opposed to a fully static scheduling of predefined cases, approach currently used in the UMTS deployments. We show that the fully static approach is not suitable for the LTE PUSCH and that present DSP cores are powerful enough to recompute an efficient adaptive schedule for the application most complex cases in real-time.

[1]  Ronald L. Graham,et al.  Bounds for certain multiprocessing anomalies , 1966 .

[2]  Jean-François Nezan,et al.  An Open Framework for Rapid Prototyping of Signal Processing Applications , 2009, EURASIP J. Embed. Syst..

[3]  Shuvra S. Bhattacharyya,et al.  A Low-overhead Scheduling Methodology for Fine-grained Acceleration of Signal Processing Systems , 2010, J. Signal Process. Syst..

[4]  E.A. Lee,et al.  A comparison of synchronous and cycle-static dataflow , 1995, Conference Record of The Twenty-Ninth Asilomar Conference on Signals, Systems and Computers.

[5]  Erik Dahlman,et al.  3G Evolution: HSPA and LTE for Mobile Broadband , 2007 .

[6]  Edward A. Lee,et al.  Compile-time scheduling of dynamic constructs in dataflow program graphs , 1997 .

[7]  Stefania Sesia,et al.  LTE - The UMTS Long Term Evolution, Second Edition , 2011 .

[8]  Shuvra S. Bhattacharyya,et al.  Embedded Multiprocessors: Scheduling and Synchronization , 2000 .

[9]  Maxime Pelcat,et al.  A System-Level Architecture Model for Rapid Prototyping of Heterogeneous Multicore Embedded Systems , 2009 .

[10]  Shuvra S. Bhattacharyya,et al.  Embedded Multiprocessors: Scheduling and Synchronization, Second Edition , 2009 .

[11]  Ishfaq Ahmad,et al.  High-performance algorithms of compile-time scheduling of parallel processors , 1997 .

[12]  Edward A. Lee,et al.  Overview of the Ptolemy project , 2001 .

[13]  L. Thiele,et al.  Multiprocessor SoC software design flows , 2009, IEEE Signal Processing Magazine.

[14]  Edward A. Lee,et al.  Static Scheduling of Synchronous Data Flow Programs for Digital Signal Processing , 1989, IEEE Transactions on Computers.