A novel 6T SRAM cell with asymmetrically gate underlap engineered FinFETs for enhanced read data stability and write ability

A new FinFET memory circuit technique based on asymmetrically gate underlap engineered bitline access transistors is proposed in this paper. The strengths of the asymmetrical bitline access transistors are weakened during read operations while enhanced during write operations as the direction of current flow is reversed. With the proposed asymmetrical six-FinFET SRAM cell, the read data stability and write ability are both enhanced by up to 6.12x and 58%, respectively, without causing any area overhead as compared to the standard symmetrical six-FinFET SRAM cells in a 15nm FinFET technology. The leakage power consumption is also reduced by up to 96.5% with the proposed asymmetrical FinFET SRAM cell as compared to the standard six-FinFET SRAM cells with symmetrical bitline access transistors.

[1]  Volkan Kursun,et al.  Compact FinFET Memory Circuits with P-Type Data Access Transistors for Low Leakage and Robust Operation , 2008, 9th International Symposium on Quality Electronic Design (isqed 2008).

[2]  V. Kursun,et al.  Low-Power and Compact Sequential Circuits With Independent-Gate FinFETs , 2008, IEEE Transactions on Electron Devices.

[3]  V. Kursun,et al.  Portfolio of FinFET memories: Innovative techniques for an emerging technology , 2008, 2008 International SoC Design Conference.

[4]  Ji-Woon Yang,et al.  Highly Manufacturable Double-Gate FinFET With Gate-Source/Drain Underlap , 2007, IEEE Transactions on Electron Devices.

[5]  V. Kursun,et al.  Stability enhancement techniques for nanoscale SRAM circuits: A comparison , 2008, 2008 International SoC Design Conference.

[6]  Volkan Kursun,et al.  Data stability enhancement techniques for nanoscale memory circuits: 7T memory design tradeoffs and options in 80nm UMC CMOS technology , 2010, 2010 International SoC Design Conference.

[7]  Abhinav Kranti,et al.  Source/drain extension region engineering in nanoscale double gate SOI MOSFETs: Novel design methodology for low-voltage analog applications , 2007 .

[8]  Volkan Kursun,et al.  Robust FinFET Memory Circuits with P-Type Data Access Transistors for Higher Integration Density and Reduced Leakage Power , 2009, J. Low Power Electron..

[9]  Volkan Kursun,et al.  Work-function engineering for reduced power and higher integration density: An alternative to sizing for stability in FinFET memory circuits , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[10]  Volkan Kursun,et al.  Low Power and Stable FinFET SRAM with Static Independent Gate Bias for Enhanced Integration Density , 2007, 2007 14th IEEE International Conference on Electronics, Circuits and Systems.

[11]  Zhiyu Liu,et al.  Independent-gate and tied-gate FinFET SRAM Circuits: Design guidelines for reduced area and enhanced stability , 2007, 2007 Internatonal Conference on Microelectronics.

[12]  Zhiyu Liu,et al.  Leakage-Aware Design of Nanometer SoC , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[13]  Lei Jiang,et al.  Die Stacking (3D) Microarchitecture , 2006, 2006 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06).

[14]  M. V. Fischetti,et al.  Monte Carlo simulation of a 30 nm dual-gate MOSFET: how short can Si go? , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[15]  N. Planes,et al.  A New Combined Methodology for Write-Margin Extraction of Advanced SRAM , 2007, 2007 IEEE International Conference on Microelectronic Test Structures.

[16]  Zhiyu Liu,et al.  An independent-gate FinFET SRAM cell for high data stability and enhanced integration density , 2007, 2007 IEEE International SOC Conference.