Internal and External Bitstream Relocation for Partial Dynamic Reconfiguration

The research described in this paper shows how the runtime relocation of a reconfigurable component can be obtained using a system component that is able to update the bitstream information, moving the reconfigurable module in the desired position. This scenario defines the so-called partial bitstream relocation activity. This paper proposes a relocation filter that can be implemented both as a hardware and a software component. The former is hosted in the static part of the reconfigurable architecture, while the latter is made to be run on the processor placed on the field-programmable gate array (FPGA). The proposed approach has also been validated over different FPGAs, i.e., Virtex II Pro, Virtex 4, and Virtex 5, proposing a runtime relocation support that can be customized to meet all the different constraints associated with these different target architectures.

[1]  Wayne Luk,et al.  Enhancing Relocatability of Partial Bitstreams for Run-Time Reconfiguration , 2007, 15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2007).

[2]  Ulrich Rückert,et al.  Partial Dynamic Reconfiguration in a Multi-FPGA Clustered Architecture Based on Linux , 2007, 2007 IEEE International Parallel and Distributed Processing Symposium.

[3]  Ulrich Rückert,et al.  A Prototyping Platform for Dynamically Reconfigurable System on Chip Designs , 2002 .

[4]  Chang-Seok Choi,et al.  A Self-Reconfigurable Adaptive FIR Filter System on Partial Reconfiguration Platform , 2007, IEICE Trans. Inf. Syst..

[5]  Stephan Wong,et al.  Run-Time Partial Reconfiguration for Removal, Placement and Routing on the Virtex-II Pro , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[6]  Ali Ahmadinia.  Optimal Free-Space Management and Routing-Conscious Dynamic Placement for Reconfigurable Devices , 2007, IEEE Transactions on Computers.

[7]  Marek Gorgon,et al.  PixelStreams-based implementation of videodetector , 2007 .

[8]  Jürgen Becker,et al.  New 2-dimensional partial dynamic reconfiguration techniques for real-time adaptive microelectronic circuits , 2006, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06).

[9]  John W. Lockwood,et al.  PARBIT: A Tool to Transform Bitfiles to Implement Partial Reconfiguration of Field Programmable Gate Arrays (FPGAs) , 2001 .

[10]  Gianluca Tempesti,et al.  CONFETTI : A reconfigurable hardware platform for prototyping cellular architectures , 2007, 2007 IEEE International Parallel and Distributed Processing Symposium.

[11]  Fabrizio Ferrandi,et al.  Two Novel Approaches to Online Partial Bitstream Relocation in a Dynamically Reconfigurable System , 2007, IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07).

[12]  Tobias Becker,et al.  Modular dynamic reconfiguration in Virtex FPGAs , 2006 .

[13]  Eduardo de la Torre,et al.  Virtex II FPGA Bitstream Manipulation: Application to Reconfiguration Control Systems , 2006, 2006 International Conference on Field Programmable Logic and Applications.

[14]  Ulrich Rückert,et al.  System-on-programmable-chip approach enabling online fine-grained 1D-placement , 2004, 18th International Parallel and Distributed Processing Symposium, 2004. Proceedings..

[15]  D. Sciuto,et al.  Dynamic Reconfiguration: Core Relocation via Partial Bitstreams Filtering with Minimal Overhead , 2006, 2006 International Symposium on System-on-Chip.

[16]  Ulrich Rückert,et al.  REPLICA: a bitstream manipulation filter for module relocation in partial reconfigurable systems , 2005, 19th IEEE International Parallel and Distributed Processing Symposium.