Simulation-based optimization of dispatching rules for semiconductor wafer fabrication system scheduling by the response surface methodology

Scheduling of a semiconductor wafer fabrication system (SWFS) is complicated due to its re-entrant product flow, high uncertainties in operations, and rapidly changing products and technologies; thus dispatching rules have been widely used for real-time scheduling because they can provide a very quick and pretty good solution. However, deciding how to select appropriate rules is very difficult and seldom tackled. This paper describes an approach into the evaluation and optimization of dispatching rules by integrating the simulation and response surface methodology (RSM). In order to implement the proposed approach, a dynamic bottleneck dispatching (DBD) policy is designed, in which bottlenecks are detected in a timely way and adaptive dispatching decisions are made according to the real-time conditions. In addition, two case studies are carried out to demonstrate the approach. One case compares DBD to regular rules, such as CR + FIFO, EDD, SRPT, SPT, SPNB and Justice, a bottleneck dispatching method. Simulation results show that the DBD policy is superior to the other six methods. In another case study, the parameters of DBD are optimized by RSM and desirability function, and the result proves that the optimized DBD method can get even better performance.

[1]  Muh-Cherng Wu,et al.  Dispatching in semiconductor fabs with machine-dedication features , 2006 .

[2]  G. Box,et al.  On the Experimental Attainment of Optimum Conditions , 1951 .

[3]  John W. Fowler,et al.  A new scheduling approach using combined dispatching criteria in wafer fabs , 2003 .

[4]  Averill M. Law,et al.  Simulation Modeling and Analysis , 1982 .

[5]  Sameer Kumar,et al.  Integrated simulation application design for short-term production scheduling , 2006 .

[6]  Seok Jin Lim,et al.  Hybrid approach to production scheduling using genetic algorithm and simulation , 2006 .

[7]  T. Nakata,et al.  Dynamic bottleneck control in wide variety production factory , 1999 .

[8]  Reha Uzsoy,et al.  Hybrid decomposition heuristics for solving large-scale scheduling problems in semiconductor wafer fabrication , 2007, J. Sched..

[9]  Shu Li,et al.  Minimum inventory variability schedule with applications in semiconductor fabrication , 1996 .

[10]  Richard Y. K. Fung,et al.  An adaptive agile manufacturing control infrastructure based on TOPNs-CS modelling , 2003 .

[11]  Huiran Liu,et al.  Modelling of semiconductor wafer fabrication systems by extended object-oriented Petri nets , 2005 .

[12]  G. Derringer,et al.  Simultaneous Optimization of Several Response Variables , 1980 .

[13]  Zuhua Jiang,et al.  The infrastructure of the timed EOPNs-based multiple-objective real-time scheduling system for 300 mm wafer fab , 2007 .

[14]  Huiran Liu,et al.  Modeling of large-scale complex re-entrant manufacturing systems by extended object-oriented Petri nets , 2005 .

[15]  Z. Jiang,et al.  Performance Modelling of Complex Dynamic Production Systems Using Temporised Object-Oriented Petri Nets with Changeable Structure (TOPNs-CS) , 2000 .

[16]  Fu-Kwun Wang,et al.  Development of a state-dependent dispatch rule using theory of constraints in near-real-world wafer fabrication , 2002 .

[17]  Li-Chen Fu,et al.  Modeling, scheduling, and performance evaluation for wafer fabrication: a queueing colored Petri-net and GA-based approach , 2006, IEEE Trans Autom. Sci. Eng..

[18]  Kai-Chung Hou,et al.  Production-flow-value-based job dispatching method for semiconductor manufacturing , 2006 .

[19]  Christopher D. Geiger,et al.  A Tabu search approach to scheduling an automated wet etch station , 1997 .

[20]  Zhibin Jiang,et al.  Object-Oriented Petri Nets with Changeable Structure (OPNs-CS) for Production System Modelling , 1999 .

[21]  Jerry Banks,et al.  Discrete Event Simulation , 2002, Encyclopedia of Information Systems.

[22]  Tsu-Shuan Chang,et al.  Multiobjective scheduling for IC sort and test with a simulation testbed , 1998, ICMTS 1998.

[23]  Timon C. Du,et al.  Multiple response optimization in a fully automated FAB: an integrated tool and vehicle dispatching strategy , 2004, Comput. Ind. Eng..

[24]  Fei Qiao,et al.  The research on dispatching rule for improving on-time delivery for semiconductor wafer fab , 2004, ICARCV 2004 8th Control, Automation, Robotics and Vision Conference, 2004..

[25]  Yi-Feng Hung,et al.  A simulation study of dispatch rules for reducing flow times in semiconductor wafer fabrication , 1998 .

[26]  Mauricio G. C. Resende,et al.  Closed-loop job release control for VLSI circuit manufacturing , 1988 .

[27]  Hark Hwang,et al.  Simplification methods for accelerating simulation-based real-time scheduling in a semiconductor wafer fabrication facility , 2003 .

[28]  S.C.H. Lu,et al.  Efficient scheduling policies to reduce mean and variance of cycle-time in semiconductor manufacturing plants , 1994 .

[29]  P.R. Kumar.  Scheduling semiconductor manufacturing plants , 1994, IEEE Control Systems.

[30]  P. Lacomme,et al.  Simultaneous job input sequencing and vehicle dispatching in a single-vehicle automated guided vehicle system: a heuristic branch-and-bound approach coupled with a discrete events simulation model , 2005 .

[31]  Lawrence M. Wein,et al.  Scheduling semiconductor wafer fabrication , 1988 .